Omron CJ1M-CPU21, Operation Manual

Page: 256 / 267

227
Appendix C
Interrupt Response Times
Note The actual performance depends on a variety of factors that affect CPU Unit operation such as the func-
tion's operating conditions, user program complexity, and cycle time. Use the performance specifica-
tions as guidelines, not absolute values.
Built-in Interrupt Input Response Time
The interrupt response time is the time it takes between an OFF-to-ON signal (or ON-to-OFF signal for down-
differentiation) at the built-in interrupt input terminal until the corresponding I/O interrupt task is actually exe-
cuted. The total response time is the sum of the hardware response time and software response time.
Note The term a is the delay caused when there is a conflict with another interrupt process. In general, this
delay may be anywhere between 6
µ
s and 150
µ
s long.
Item CJ1M-CPU22/23 CJ1M-CPU21
Interrupt response
time
Counter interrupts Interrupt response
time
Counter interrupts
Hardware interrupt
response time Up-differentiation 30
µ
s --- Up-differentiation 30
µ
s ---
Down-differentiation
150
µ
s
--- Down-differentiation
150
µ
s
---
Software interrupt
response time Minimum: 93
µ
s Maximum: 203
µ
s +
α
Minimum: 159
µ
s 187
µ
s
Maximum: 209
µ
s +
α
(See note.)
Minimum: 103
µ
s Maximum: 289
µ
s +
α
(See note.)
287
µ
s
Input
Signal read at the
built-in input terminal
Interrupt task execution
Hardware response time
Software response time
Built-in interrupt input
response time
Built-in interrupt input response time = Hardware interrupt response time + Software interrupt response time