![Omron CJ1M-CPU21 Operation Manual Download Page 122](http://html1.mh-extra.com/html/omron/cj1m-cpu21/cj1m-cpu21_operation-manual_742493122.webp)
93
REGISTER COMPARISON TABLE: CTBL(882)
Section 5-4
For range comparison, the comparison table always contains eight ranges.
The table is 40 words long, as shown below. If it is not necessary to set eight
ranges, set the interrupt task number to FFFF hex for all unused ranges.
Note
Always set the upper limit greater than or equal to the lower limit for any one
range.
Operand Specifications
Description
CTBL(882) registers a comparison table or registers and comparison table
and starts comparison for the port specified in P and the method specified in
C. Once a comparison table is registered, it is valid until a different table is
registered or until the CPU Unit is switched to PROGRAM mode.
TB
TB+1
TB+2
TB+3
0
15
TB+35
TB+36
TB+37
TB+38
TB+39
Lower word of range 1 lower limit
Upper word of range 1 lower limit
Lower word of range 1 upper limit
Upper word of range 1 upper limit
Range 1 interrupt task number
0000 0000 to FFFF FFFF hex (See note.)
0000 0000 to FFFF FFFF hex (See note.)
0000 0000 to FFFF FFFF hex (See note.)
0000 0000 to FFFF FFFF hex (See note.)
Interrupt task number
0000 to 00FF hex: Interrupt task number 0 to 255
AAAA hex: Do not execute interrupt task.
FFFF hex: Ignore the settings for this range.
Lower word of range 8 lower limit
Upper word of range 8 lower limit
Lower word of range 8 upper limit
Upper word of range 8 upper limit
Range 8 interrupt task number
Area
P
C
TB
CIO Area
---
---
CIO 0000 to CIO 6143
Work Area
---
---
W000 to W511
Holding Bit Area
---
---
H000 to H511
Auxiliary Bit Area
---
---
A448 to A959
Timer Area
---
---
T0000 to T4095
Counter Area
---
---
C0000 to C4095
DM Area
---
---
D00000 to D32767
EM Area without bank
---
---
---
EM Area with bank
---
---
---
Indirect DM/EM
addresses in binary
---
---
@ D00000 to @ D32767
Indirect DM/EM
addresses in BCD
---
---
*D00000 to *D32767
Constants
See descrip-
tion of oper-
and.
See descrip-
tion of oper-
and.
---
Data Registers
---
---
---
Index Registers
---
---
---
Indirect addressing
using Index Registers
---
---
,IR0 to ,IR15
–2048 to +2047 ,IR0 to
–2048 to +2047 ,IR15
DR0 to DR15, IR0 to
IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Summary of Contents for CJ1M-CPU21
Page 1: ...Cat No W395 E1 03 CJ series Built in I O CJ1M CPU21 22 23 CJ1M CPU Units...
Page 2: ...CJ series Built in I O CJ1M CPU21 22 23 CPU Units Operation Manual Revised August 2004...
Page 3: ...iv...
Page 19: ...xx...
Page 79: ...50 Wiring Examples Section 3 3...
Page 217: ...188 Origin Search and Origin Return Functions Section 6 3...
Page 220: ...191 Built in Outputs Section 7 1...
Page 247: ...218 Built in Outputs Section 7 1...
Page 251: ...222 Combinations of Pulse Control Instructions Appendix A...
Page 255: ...226 Using Pulse Instructions in other CPU Units Appendix B...
Page 263: ...234 Index...
Page 265: ...236 Revision History...