JVL MIS17 Series, User Manual

Page: 297 / 367

JVL Industri Elektronik A/S - User Manual - Integrated Stepper Motors MIS17x, 23x, 34x, 43x 297
11.6 Flexible Register setup
11.6.1 Introduction.
Register 48 is a so-called "FlexRegister".
Please note: When using an Ethernet protocol (optional) the flexregisters are reserved
for internal use and not available.
It can be built bit-by-bit from other registers and is therefore fully user customizable.
This makes it possible to pack the data more efficient and thereby keeping the CAN bus
load at a minimum.
The register is available as 16-bit (object 2014, sub 48) and 32-bit (object 2012, sub 48).
FlexRegister 48 function as the result register which represents the bits that are adressed
in the FlexRegSetup 224 to 231.
11.6.2 How to setup.
To setup this register use the register
224 to 231
.
Register 224 will setup FlexRegister bit 0 and 1 this way:
And the rest setup registers follow the same pattern up to 231, which represents Flex-
Register bit 14 and 15.
The setup can be done manually with SDO access or directly in MacRegIO.
Please note : The function will only be activated if register 224 (FlexRegister bit 0 and 1)
is set.
!
TT2496-02GB
31 30 29 28 27 26 25 24 23 22
224 225 226 227 228 229 230 231
= Not used
Results from what have been selected in
in FlexRegSetup 224 to 231.
Object 2014, sub index 48
FlexRegister 48:
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TT2497-03GB
31 30 29 28 27 26 25 24 23 22
FlexRegister, bit 1:
Bit number (0-31)
FlexRegister, bit 0:
Bit number (0-31)
FlexRegSetup 224 (up to 231)
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
FlexRegister, bit 1:
Register number (1-511)
FlexRegister, bit 0:
Register number (1-511)