Cmsemicon CMS80F731 Series, Reference Manual

Page: 24 / 239

www
.mcu.com.cn
25
/
239
Rev.
1.00
CMS80F731x Reference Manual
address register Register description
F134H PWMP2L The PWM2 cycle data register is 8 bits lower
F135H PWMP2H The PWM2 cycle data register is 8 bits high
F136H PWMP3L The PWM3 cycle data register is 8 bits lower
F137H PWMP3H The PWM3 cycle data register is 8 bits high
F138H PWMP4L The PWM4 cycle data register is 8 bits lower
F139H PWMP4H The PWM4 cycle data register is 8 bits high
F13AH PWMP5L The PWM5 cycle data register is 8 bits lower
F13BH PWMP5H The PWM5 cycle data register is 8 bits high
-- -- --
F140H PWMD0L PWM0 compares 8 bits lower to the data register
F141H PWMD0H PWM0 compares the data register 8 bits higher
F142H PWMD1L PWM1 compares 8 bits lower to the data register
F143H PWMD1H PWM1 compares the data registers 8 bits higher
F144H PWMD2L PWM2 compares 8 bits lower to the data register
F145H PWMD2H PWM2 compares the data registers 8 bits higher
F146H PWMD3L PWM3 compares 8 bits lower to the data register
F147H PWMD3H PWM3 compares the data registers 8 bits higher
F148H PWMD4L PWM4 compares 8 bits lower to the data register
F149H PWMD4H PWM4 compares the data registers 8 bits higher
F14AH PWMD5L The PWM5 compares 8 bits lower to the data register
F14BH PWMD5H PWM5 compares the data registers 8 bits higher
-- -- --
F160H PWMDTE The PWM dead-band enable control register
F161H PWM01DT PWM0/1 dead-zone delay data register
F162H PWM23DT PWM2/3 dead-zone delay data register
F163H PWM45DT PWM4/5 dead-zone delay data register
F164H PWMMASKE PWM mask control registers
F165H PWMMASKD PWM mask data registers
-- -- --
F169H PWMZIE PWM zero-point interrupt mask register
-- -- --
F16BH PWMDIE PWM compares the interrupt mask registers downwards
-- -- --
F16DH PWMZIF PWM zero-point interrupt flag register
-- -- --
F16FH PWMDIF PWM compares the interrupt flag registers downwards
-- -- --
F5C0H BRTCON The BRT module controls the registers
F5C1H BRTDL The BRT timer data load value is 8 bits lower
F5C2H BRTDH The BRT timer data load value is 8 bits higher
-- -- --
F5E0H UID0 UID<7:0>
F5E1H UID1 UID<16:8>
F5E2H UID2 UID<23:17>
F5E3H UID3 UID<31:24>
F5E4H UID4 UID<39:32>
F5E5H UID5 UID<47:40>