Zte ZXR10 GER, Руководство пользователя

Страница: 41 / 412

Chapter 3 Structure and Principles
Confidential and Proprietary Information of ZTE CORPORATION 19
SMNP board contains two buttons. Their functions are listed in
Table 10.
T
A B L E
1 0 S
M N P
B
U T T O N S
F
U N C T I O N S
Buttons Function Description
RST
If SMNP master board reset button is pressed in the
presence of SMNP slave, master/slave SMNP switchover
will occur. If there is no slave SMNP, then equipment
will be reset. If SMNP slave has RST button, SMNP slave
will be reset.
EXCH
Using EXCH button, SMNP board master/slave switches
over master/slave function. There is no response if this
button presses on SMNP slave.
ZXR10 GER08 SMP
ZXR10 GER02/04 core part is SMP. This consists of central
processor module, switching module and network processor
module. Central processor module and switching module are
fixed on the SMP, while the (SNP) is designed in the stackable
mode, so that it can be configured and adjusted in position on
actual requirements.
Central processor module implements functions of protocol
processing and control processing. This is implemented by the
high-speed MIPS processor. This consists of symmetric
processing system, Host Bridge, CACHE system, memory system
and BOOTROM. Symmetric processing system consists of two
high-performance RISC processors. Standard PCI bus connects
these two processors and the communication bandwidth
between them is up to 1Gbps.
Central processor module provides a standard MIPS bus
interface and a control bus interface externally. Network
processor module uses MIPS bus interface to connect the local
channel through protocol processor module that sends and
receive data packets. Each MIPS bus interface can connect
maximum of two network processor modules. Control buses
connect the control channels of other modules to realize the
initialization configuration and operation administration for all
the modules of the whole system.
Forwarding core of entire ZXR10 GER system is switching
network. ZXR10 GER switching network chip provides eight
completely independent switching channels, with the switching
bandwidth of full duplex 1.6Gbps for each channel. Single
switching network chip contains the capacity of full duplex
12.8Gbps. Unified bus connects network processor and switching
channels through unified bus. CROSSBAR structure completes
free exchange of packets, which is composed of switching
channels.
Buttons
Definition
Central
processor
module
Standard MIPS
Bus
Switching
module