AHB Bus Matrix
UG0331 User Guide Revision 15.0
232
(SBus). Microsemi recommends that the Cortex-M3 processor firmware is stored in a separate
eSRAM from the data storage of other services.
7.1.4.11 Memory Security
After reset, all master ports on the AHB bus matrix are enabled. There are separate user-defined flash
configuration bits that control read and write access for each memory slave from various masters, which
are organized in groups. The pairing of the masters and the slaves with respect to the bits set in the
security registers are given in detail in the following table. Read access and write access can be
independently controlled by separate read and write flash bits. The detailed bit configuration of these S
registers is given in the
An access attempt by a master where the corresponding master port is blocked (by a flash configuration
bit setting) causes the AHB bus matrix to assert HRESP to the master and terminate the transaction. If a
blocked port is attempting a read access, the read data is returned as garbage. If the blocked port is
attempting a write, the write of data does not occur to any slave. In both cases, one of the
SW_ERRORSTATUS bits is asserted. DDR_FIC is not part of the AHB bus matrix but can be blocked
from accessing the MSS DDR (MDDR) subsystem.
Table 146 •
Pairing of Masters and Slaves
SYSREG Register
Masters
Slaves
MS0
MS1
MS2
MS3
MS6
eSRAM
0
eSRAM1 eNVM_0 eNVM_1
MSS DDR
Bridge
MM0_1_2_SECURITY
MM0: M3 DCode bus, cache RW
RW
RW
RW
RW
MM1: M3 ICode bus
RW
RW
RW
RW
RW
MM2: M3 system bus
RW
RW
RW
RW
RW
MM4_5_FIC64_SECURITY
MM4: FIC_0
RW
RW
RW
RW
RW
MM5: FIC_1
RW
RW
RW
RW
RW
DDR_FIC
RW
RW
RW
RW
RW
MM3_6_7_8_SECURITY
MM3: HPDMA
RW
RW
RW
RW
RW
MM6: MAC
RW
RW
RW
RW
RW
MM7: PDMA
RW
RW
RW
RW
RW
MM8: USB
RW
RW
RW
RW
RW
MM9_SECURITY
MM9: System controller
RW
RW
RW
RW
RW
Содержание SmartFusion2 MSS
Страница 1: ...UG0331 User Guide SmartFusion2 Microcontroller Subsystem ...
Страница 166: ...Cortex M3 Processor Reference Material UG0331 User Guide Revision 15 0 132 ...
Страница 200: ...Embedded NVM eNVM Controllers UG0331 User Guide Revision 15 0 166 Figure 87 System Builder Window ...
Страница 407: ...Universal Serial Bus OTG Controller UG0331 User Guide Revision 15 0 373 ...
Страница 806: ...Fabric Interface Controller UG0331 User Guide Revision 15 0 772 Figure 345 FIC Master AHB Lite Subsystem ...