
6-4
IM AQ6370C-17EN
Status Byte Register
Read
This register can be read by a serial poll or the common *STB? query. Note that the
information of bit 6 changes with a different reading method.
• When read by serial polling
An RQS message is read as bit 6 information.
After reading, the RQS message will be cleared.
• When read by an *STB? common query
An MSS summary message is read as bit 6 information.
Even after reading, the MSS message will be held.
Bits other than bit 6 do not change.
The read action complies with the IEEE 488.2 standard.
Write
The contents of the register will be rewritten only when the status of an assigned
status data structure has been changed. The write action complies with the IEEE 488.2
standard.
Clear
All event registers and queues, not including the output queues and MAV bit, will be
cleared by the common *CLS command.
The clear action complies with the IEEE 488.2 standard.
Service Request Enable Register
Read
This register can be read by the common *SRE? query.
The value of bit 6, an unassigned bit, is always “0.” The contents of the register are not
cleared even when read. The read action complies with the IEEE 488.2 standard.
Write
This register can be written by the common *SRE command.
The set value of bit 6, an unassigned bit, is always ignored. The write action complies
with the IEEE 488.2 standard.
Clear
This register will be cleared under any of the following conditions.
• Data “0” is set using the common *SRE command.
• Power ON
The contents of the register are not cleared in the following cases.
• Receipt of the *RST command
• Receipt of the *CLS command
• Device clear (DCL, SDC)
The clear action complies with the IEEE 488.2 standard.
6.2 Status Byte Registers