![Intel Agilex Series Configuration User Manual Download Page 40](http://html1.mh-extra.com/html/intel/agilex-series/agilex-series_configuration-user-manual_2071592040.webp)
Figure 11.
Fitter Report and SDM_IO Pin Reporting
2.5.3.2. Enabling Dual-Purpose Pins
AVST_CLK
,
AVST_DATA[15:0]
,
AVST_DATA[31:16]
, and
AVST_VALID
are dual-purpose pins. Once the device enters user
mode these pins can function either as GPIOs or as tri-state inputs.
If you use these pins as GPIOs, make the following assignments:
•
Set V
CCIO
of the I/O bank at 1.2 V
•
Assign the 1.2 V I/O standard to these pins
2. Intel Agilex Configuration Details
683673 | 2021.10.29
Intel
®
Agilex
™
Configuration User Guide
40