![Intel Agilex Series Configuration User Manual Download Page 102](http://html1.mh-extra.com/html/intel/agilex-series/agilex-series_configuration-user-manual_2071592102.webp)
Note: You must specify either the word programming time parameters, buffer programming time parameters, or both. Do
not leave both programming time parameters with the default value of zero.
4. Click OK to save the parameter settings.
5. After you add, update, or remove the new CFI flash memory device, click OK.
The Windows registry stores user flash information. Consequently, you must have system administrator privileges to store the
parameters in the Define New CFI Flash Device window in the Intel Quartus Prime Pro Edition Programmer.
3.2. AS Configuration
In AS configuration schemes, the SDM block in the Intel Agilex device controls the configuration process and interfaces. The
serial flash configuration device stores the configuration data. During AS Configuration, the SDM first powers on with the boot
ROM. Then, the SDM loads the initial configuration firmware from AS x4 flash. After the configuration firmware loads, this
firmware controls the remainder of the configuration process, including I/O configuration and FPGA core configuration.
Designs including an HPS, can use the HPS to access serial flash memory after the initial configuration.
Note:
The serial flash configuration device must be fully powered up at the same time or before ramping up V
CCIO_SDM
of the Intel
Agilex device. For more information about the power sequence, refer to the Intel Agilex Power Management User Guide.
Important:
You must connect the serial flash or quad SPI flash reset pin to the
AS_nRST
pin. The SDM must fully control the QSPI reset.
Do not connect the quad SPI reset pin to any external host.
The AS configuration scheme supports AS x4 (4-bit data width) mode only.
Table 30.
Intel Agilex Configuration Data Width, Clock Rates, and Data Rates
Mode
Data Width (bits)
Max Clock Rate
Max Data Rate
MSEL[2:0]
Active
Active Serial (AS)
4
166 MHz
664 Mbps
Fast mode - 001
Normal mode - 011
Table 31.
Required Configuration Signals for the AS Configuration Scheme
Configuration Function
Pin Type
Direction
Powered by
nSTATUS
SDM I/O
Output
V
CCIO_SDM
nCONFIG
SDM I/O
Input
V
CCIO_SDM
continued...
3. Intel Agilex Configuration Schemes
683673 | 2021.10.29
Intel
®
Agilex
™
Configuration User Guide
102