4. Including the Reset Release Intel FPGA IP in Your Design
Intel requires that you either use the Reset Release Intel FPGA IP to hold your design in reset until configuration is complete.
The Reset Release Intel FPGA IP is available in the Intel Quartus Prime Software. This IP consists of a single output signal,
nINIT_DONE
. The
nINIT_DONE
signal is the core version of the
INIT_DONE
pin and has the same function in both FPGA First
and HPS First configuration modes. Intel recommends that you hold your design in reset while the
nINIT_DONE
signal is high
or while the
INIT_DONE
pin is low. When you instantiate the Reset Release IP in your design, the SDM drives the
nINIT_DONE
signal. Consequently, the IP does not consume any FPGA fabric resources, but does require routing resources.
Figure 54.
Reset Release Intel FPGA IP nINIT_DONE Internal Connection
Board
nINIT_DONE
Reset
Application Logic
Intel FPGA
Reset Release IP
View the video guide below for a quick walk-through to understand the importance of using Reset Release Intel FPGA IP and
how to include it in your design.
683673 | 2021.10.29
Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance
of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or
service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before
relying on any published information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
