FujiFilm ClearView CS, Service Manual

Page: 191 / 1404

Error
Code
Error Name Occurrence Condition
Analysis
Flow
CR-IR 363
Service Manual
MT-34
MT-34
011-202-11E
06.29.2012 FM6046
12225 Reading status error
During routine processing, error is detected for the VSYNC signal on the SCN17A/SCT17B board.
{MT:18.}
12226 Operation line status error
During routine processing, error is detected for the SEDTM/FCLKTM signal on the SCN17A/SCT17B board.
{MT:18.}
12241 Scanner control board error (1)
During bootup or during routine processing, error is detected for the PLL function, polygon rotation function, start-
point interval function on the SCN17A/SCT17B board.
{MT:5.19}
12242 Scanner control board error (2)
During routine processing, because the PMT high-voltage value is not set correctly on the SCN17A/SCT17B board,
error is detected for the high-voltage command diagnostics.
{MT:5.19}
12243 Scanner control board error (3)
During bootup or during routine processing, error is detected for the start-point mask signal generated from the
SCN17A/SCT17B board and the index signal (PINDXL) from the polygonal mirror (POL).
{MT:5.19}
12244 Scanner control board error (4)
During routine processing, an SCN board diagnostic error associated with polygon error is detected. Because the
PLL on the SCN17A/SCT17B board does not oscillate, a polygon sync signal cannot be detected.
{MT:5.8}
12251 Photomultiplier control board error
(1)
During bootup or during routine processing, only error for the PMT analog power supply signal (+15VOKH,
+15VOKL) is detected (detail code: 008100). Note that if the HV is OFF, the detail code is 008000.
{MT:5.12}
12252 Photomultiplier control board error
(2)
During bootup or during routine processing, only error for the high-voltage power supply signal (HVOKH, HVOKL) is
detected.
{MT:5.12}
12255 Leading-edge detection error (1)
During bootup or during routine processing, only error for the leading-edge detection signal (SED1, SED2L) is
detected.
{MT:5.14}
12256 Leading-edge detection timing
error
During routine processing, IP conveyance overrun occurs due to mechanical error or SCN17A/SCT17B board
control error, and only error for the SEDTM and FCLKTM signals on the SCN17A/SCT17B board is detected.
{MT:5.14}
12261 Polygon rotation error (1)
During bootup, error for the polygon lock signal (PONL, POKL) is detected so that the polygonal mirror function is
disabled. The start-point detection (SYN) and leading-edge detection (SED) functions are also disabled.
{MT:5.8}
12262 Polygon rotation error (2)
During bootup, error for the polygon lock signal (PONL, POKL) and error for the start-point interval function and
polygon rotation detection function on the SCN17A/SCT17B board are detected (detail code: 003400).
{MT:5.8}