![FTDI FT51A Application Note Download Page 71](http://html1.mh-extra.com/html/ftdi/ft51a/ft51a_application-note_2341158071.webp)
Application Note
AN_289 FT51A Programming Guide
Version 1.0
Document Reference No.: FT_000962 Clearance No.: FTDI# 483
70
Copyright © 2015 Future Technology Devices International Limited
2.10
Analogue IO Ports
The FT51A has up to 16 Analogue IO pads available, depending on package type. The number of
pads for each package type is shown in Table 2.83.
Package
Number of Available AIOs
AIO Pads Available
48 pin
16
AIO0 to AIO15
44 pin
16
AIO0 to AIO15
32 pin
8
AIO4 to AIO7, AIO10,AIO11,AIO14,AIO15
28 pin
8
AIO4 to AIO7, AIO10,AIO11,AIO14,AIO15
Table 2.83 Available AIO Ports
Each AIO pad can be configured to operate in one of the following modes:
Digital – Where the Analogue ports behave as Digital I/Os and can be controlled in a similar
fashion to Digital ports. See Section 2.8.2.
ADC – Where the pad is an input and can be sampled to perform analogue to digital
conversion.
A special Global Mode is implemented to allow multiple ADC conversions to be run simultaneously.
Address
Register Name
Description
0x100
Used to enable and reset the Analogue
IO
Table 2.84 Analogue IO Register Addresses
2.10.1
AIO_CONTROL
Bit
Position
Bit Field Name
Type
Reset
Description
7..2
Reserved
RFU
0
Reserved
1
aio_dev_en
R/W
0
Write 1 to Enable Analogue IO
0
aio_soft_reset
R/W
0
Write 1 to Reset Analogue IO
Table 2.85 Analogue IO Control Register
The Analogue IO Control register provides top-level enables and reset functions for the Analogue
IO module.
The Analogue IO module is enabled by setting the
aio_dev_en
bit to 1. Clearing this bit will disable
the module.
To reset the module, a 1 is written to the
aio_soft_reset
bit. This is cleared when the reset is
performed and will therefore always read as ‘0’.