EMR-5000
IM02602012E
Name
Description
Logic.LE70.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE70.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE71.Gate Out
Signal: Output of the logic gate
Logic.LE71.Timer Out
Signal: Timer Output
Logic.LE71.Out
Signal: Latched Output (Q)
Logic.LE71.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE71.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE71.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE71.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE71.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE71.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE72.Gate Out
Signal: Output of the logic gate
Logic.LE72.Timer Out
Signal: Timer Output
Logic.LE72.Out
Signal: Latched Output (Q)
Logic.LE72.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE72.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE72.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE72.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE72.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE72.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE73.Gate Out
Signal: Output of the logic gate
Logic.LE73.Timer Out
Signal: Timer Output
Logic.LE73.Out
Signal: Latched Output (Q)
Logic.LE73.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE73.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE73.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE73.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE73.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE73.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE74.Gate Out
Signal: Output of the logic gate
Logic.LE74.Timer Out
Signal: Timer Output
Logic.LE74.Out
Signal: Latched Output (Q)
Logic.LE74.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE74.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE74.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE74.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE74.Gate In4-I
State of the module input: Assignment of the Input Signal
www.eaton.com
1053
