NOVA electronics Inc. MCX514 -
174
-
174
-
6.4
Command Register: WR0
Command register is used for axis assignment and command registration for each axis in MCX514. The register is composed of
the bit for axis assignment and setting command code.
After command code has been written to this register, the command will be executed immediately. The data writing command
such as a drive speed setting must be written to registers WR6 and WR7 first. Otherwise, when the reading command is engaged,
the data will be written and set, through IC internal circuit, to registers RR6 and RR7.
When using the 8-bit data bus, the user must write the high word byte (H) first, and the low word byte (L) next.
A command will be executed to the axis to be prior assigned immediately after writing the low word byte.
It requires 125nsec (maximum) to access the command code when CLK=16MHz. Please don’t write the next command during the
period of time.
0
X
Command Code
Axis Assignment
Y
Z
U
0
0
0
D7
D6
D5
D4
H
L
D15
D14
D13
D12
D11
D10
D9
D8
D3
D2
D1
D0
WR0
D7
~
0
Command code setting.
D11
~
8
Axis assignment.
When the bits of the axis are set to 1, the axis is assigned. The assignment is not limited only for one axis,
but for multi-axes simultaneously. It is possible to write the same parameters also. However, for data reading,
assign only one axis.
Whenever the interpolation is commanded, the bits of the assigned axis (axes) should be set 0.
Other bits must be set to 0; otherwise, the unknown situation could happen due to IC internal circuit test.
6.5
Mode Register1: WR1
Each axis has mode register WR1 individually. The host CPU specifies the mode register of which axis should be accessed
depends on the axis of written command just before. Or the user can specify the axis by writing NOP command with axis
assignment.
Mode register WR1 is used for setting each interrupt factor to enable/disable. Each bit is set: 1: enable, 0: disable
D7
D6
D5
D4
H
L
D15
D14
D13
D12
D11
D10
D9
D8
D3
D2
D1
D0
WR1
CMR1 CMR0
CMR3 CMR2
D-STA
C-STA
C-END
D-END
H-END
TIMER
SPLTP
SPLTE
SYNC0
SYNC1
SYNC2
SYNC3
Interrupt Enable/Disable
D3
~
0 CMR3
~
0
Interrupt occurs when the comparison result of multi-purpose register MR3~0 with a comparative object
changes to meet the comparison condition. Use multi-purpose register mode setting command (20h) to set
the object which the user wants to compare with MR3~0 and comparison condition.
D4 D-STA
Interrupt occurs at the start of driving.
D5 C-STA
Interrupt occurs when pulse output starts at constant speed area in acceleration / deceleration driving.
D6 C-END
Interrupt occurs when pulse output is finished at constant speed area in acceleration / deceleration driving.
D7 D-END
Interrupt occurs when the driving is finished.
D8 H-END
Interrupt occurs when the automatic home search is finished.