CHAPTER 4 BUS CONTROL FUNCTION
User’s Manual U13850EJ6V0UD
132
4.5 Wait Function
4.5.1 Programmable wait function
To facilitate interfacing with low-speed memories and I/O devices, up to 3 data waits can be inserted in a bus
cycle that starts every two memory blocks.
The number of waits can be programmed by using the data wait control register (DWC). Immediately after the
system has been reset, a state in which three data waits are inserted is automatically programmed for all memory
blocks.
(1) Data wait control register (DWC)
This register can be read/written in 16-bit units.
After reset: FFFFH
R/W
Address: FFFFF060H
Symbol
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DWC
Number of wait states to be inserted
0
0
0
0
1
1
1
0
2
1
1
3
n
Blocks into which wait states are inserted
0
Blocks 0/1
1
Blocks 2/3
2
Blocks 4/5
3
Blocks 6/7
4
Blocks 8/9
5
Blocks 10/11
6
Blocks 12/13
7
Blocks 14/15
Block 0 is reserved for the internal ROM area. It is not subject to programmable wait control, regardless of the
setting of DWC, and is always accessed without wait states.
The internal RAM area of block 15 is not subject to programmable wait control and is always accessed without
wait states. The on-chip peripheral I/O area of this block is not subject to programmable wait control either; only
wait control from each peripheral function is performed.
DW61
DW00
DW01
DW10
DW11
DW20
DW21
DW30
DW31
DW40
DW41
DW50
DW51
DW60
DW70
DW71
DWn0
DWn1
Содержание V850/SB1
Страница 2: ...User s Manual U13850EJ6V0UD 2 MEMO ...