6-58
Specifications
Figure 6.32 Slow Memory (
≥
128 Kbytes) Write Cycle
Table 6.36
Slow Memory (
≥
128 Kbytes) Write Cycle
Symbol
Parameter
Min
Max
Unit
t
11
Address setup to MAS/ HIGH
25
–
ns
t
12
Address hold from MAS/ HIGH
15
–
ns
t
13
MAS/ pulse width
25
–
ns
t
20
Data setup to MWE/ LOW
30
–
ns
t
21
Data hold from MWE/ HIGH
20
–
ns
t
22
MWE/ pulse width
100
–
ns
t
23
Address setup to MWE/ LOW
60
–
ns
t
24
MCE/ LOW to MWE/ HIGH
120
–
ns
t
25
MCE/ LOW to MWE/ LOW
25
–
ns
t
26
MWE/ HIGH to MCE/ HIGH
25
–
ns
CLK
(Driven by System)
1
2
3
4
5
6
7
8
9
10
MAD
(Driven by LSI53C1000)
High Order
Address
Middle Order
Address
Low Order
Address
MAS1/
(Driven by LSI53C1000)
MAS0/
(Driven by LSI53C1000)
MCE/
(Driven by LSI53C1000)
MOE/
(Driven by LSI53C1000)
MWE/
(Driven by LSI53C1000)
t
13
t
11
t
12
t
24
t
25
Write
Data
Valid
t
23
t
20
Содержание LSI53C1000
Страница 6: ...vi Preface...
Страница 16: ...xvi Contents...
Страница 28: ...1 12 Introduction...
Страница 234: ...4 124 Registers...
Страница 314: ...6 40 Specifications This page intentionally left blank...
Страница 318: ...6 44 Specifications This page intentionally left blank...
Страница 344: ...6 70 Specifications This page intentionally left blank...
Страница 350: ...6 76 Specifications Figure 6 42 LSI53C1000 329 Ball Grid Array Bottom view...
Страница 352: ...6 78 Specifications...
Страница 360: ...A 8 Register Summary...
Страница 376: ...IX 12 Index...