Ziatech Corporation ZT 8809A, Operating Manual, Page: 126 / 412

Chapter 5
MEMORY AND I/O CAPABILITY
Contents Page
OVERVIEW
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-1
MEMORY ADDRESSING
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-2
Memory Expansion (MEMEX)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-2
On-Board Memory Capacity
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-2
Write Protection
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-3
MEMORY MAPS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-4
BATTERY BACKUP
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-10
MEMORY DEVICE LOCATIONS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-11
Sockets 3D1 and 5D1
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-12
Sockets 7D1 and 9D1
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-13
DEVICE ACCESS TIMES
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-14
INPUT/OUTPUT ADDRESSING
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5-15
OVERVIEW
This chapter describes the memory and I/O capabilities of the
ZT 8809A processor board. Both capacity and addressability are
detailed, along with representative memory and I/O system maps for
various applications such as the STD DOS and STD ROM
development systems.
5-1