![background image](http://html1.mh-extra.com/html/omron/cj1g-cpu-series/cj1g-cpu-series_programming-manual_742489113.webp)
92
Data Shift Instructions
Section 3-7
SHIFT N-BITS
LEFT
NASL
@NASL
580
Output
Required
DOUBLE SHIFT
N-BITS LEFT
NSLL
@NSLL
582
Output
Required
SHIFT N-BITS
RIGHT
NASR
@NASR
581
Output
Required
DOUBLE SHIFT
N-BITS RIGHT
NSRL
@NSRL
583
Output
Required
Instruction
Mnemonic
Code
Symbol/Operand
Function
Location
Execution
condition
D: Shift word
C: Control word
NASL(580)
D
C
Shift n–bits
Lost
N bits
Contents of "a" or "0"
shifted in
Shifts the specified 16 bits of word data to the left by the specified
number of bits.
D: Shift word
C: Control word
NSLL(582)
D
C
Shift n–bits
Lost
N bits
Contents of
"a" or "0"
shifted in
Shifts the specified 32 bits of word data to the left by the specified
number of bits.
D: Shift word
C: Control word
NASR(581)
D
C
Lost
N bits
Contents of "a" or
"0" shifted in
Shifts the specified 16 bits of word data to the right by the specified
number of bits.
D: Shift word
C: Control word
NSRL(583)
D
C
Shift n–bits
Lost
Contents of
"a" or "0"
shifted in
Shifts the specified 32 bits of word data to the right by the specified
number of bits.
Summary of Contents for CJ1G-CPU series
Page 3: ...iv...
Page 5: ...vi...
Page 21: ...xxii Conformance to EC Directives 6...
Page 169: ...148 Task Control Instructions Section 3 32...
Page 203: ...182 Programming Device Operations for Tasks Section 4 4...
Page 253: ...232 Using File Memory Section 5 3...
Page 337: ...316 Other Functions Section 6 11...
Page 347: ......
Page 369: ......
Page 373: ......
Page 379: ......
Page 381: ...360 Revision History...