![background image](http://html1.mh-extra.com/html/omron/cj1g-cpu-series/cj1g-cpu-series_programming-manual_742489101.webp)
80
Timer and Counter Instructions
Section 3-4
MULTI-OUTPUT
TIMER
MTIM
543
(BCD)
Output
Required
MTIMX
554
(Binary)
(CS1-H, CJ1-H, or
CJ1M only)
COUNTER
CNT
(BCD)
Output
Required
CNTX
546
(Binary)
(CS1-H, CJ1-H, or
CJ1M only)
Instruction
Mnemonic
Code
Symbol/Operand
Function
Location
Execution
condition
D1: Completion
Flags
D2: PV word
S: 1st SV word
MTIM(543)
D1
D2
S
0
to
to
Timer input
Timer PV (D2)
SV 7
to
Completion
flags (D1)
Bit 7
to
Timer PV
Timer SVs
SV 2
SV 1
SV 0
0
Bit 2
Bit 1
Bit 0
MTIM(543) operates a 0.1-s incrementing timer with eight
independent SVs and Completion Flags. The setting range for the set
value (SV) is 0 to 999.9 s.
D1 bits
D1: Completion
Flags
D2: PV word
S: 1st SV word
MTIMX(554)
D1
D2
S
N: Counter
number
S: Set value
CNT
N
S
Count
input
Reset
input
Count input
Counter PV
SV
Completion
Flag
Reset input
CNT operates a decrementing counter. The setting range for the set
value (SV) is 0 to 9,999.
N: Counter
number
S: Set value
CNTX(546)
N
S
Count
input
Reset
input
Summary of Contents for CJ1G-CPU series
Page 3: ...iv...
Page 5: ...vi...
Page 21: ...xxii Conformance to EC Directives 6...
Page 169: ...148 Task Control Instructions Section 3 32...
Page 203: ...182 Programming Device Operations for Tasks Section 4 4...
Page 253: ...232 Using File Memory Section 5 3...
Page 337: ...316 Other Functions Section 6 11...
Page 347: ......
Page 369: ......
Page 373: ......
Page 379: ......
Page 381: ...360 Revision History...