44
Logic function blocks
&KDSWHU
&RPPRQIXQFWLRQV
)LJXUH )XQFWLRQEORFNGLDJUDPRIWKH6HW5HVHWIXQFWLRQ
6HW5HVHWZLWKZLWKRXWPHPRU\60
The function block Set-Reset (SM) (figure 22) with/without memory has two inputs,
designated SMnn-SET and SMnn-RESET, where nn presents the serial number of the
block. Each SM circuit has two outputs, SMnn-OUT and SMnn-NOUT (inverted). The
output (OUT) is set to 1 if the input (SET) is set to 1 and if the input (RESET) is 0. If
the reset input is set to 1, the output is unconditionally reset to 0. The memory setting
controls if the flip-flop after a power interruption will return to the state it had before or
if it will be reset.
OUT
SET
RESET
&
≥
1
1
NOUT
SRnn
xx00000519.vsd
Summary of Contents for REO 517
Page 10: ... RQWHQWV ...
Page 16: ...6 Introduction to the application manual KDSWHU QWURGXFWLRQ ...
Page 64: ...54 Blocking of signals during test KDSWHU RPPRQ IXQFWLRQV ...
Page 88: ...78 Scheme communication logic ZCOM KDSWHU LQH LPSHGDQFH ...
Page 146: ...136 Unbalance protection for capacitor banks TOCC KDSWHU XUUHQW ...
Page 166: ...156 Dead line detection DLD KDSWHU 3RZHU V VWHP VXSHUYLVLRQ ...
Page 378: ...368 Monitoring of DC analog measurements KDSWHU 0RQLWRULQJ ...
Page 384: ...374 Pulse counter logic PC KDSWHU 0HWHULQJ ...
Page 412: ...402 Serial communication modules SCM KDSWHU DWD FRPPXQLFDWLRQ ...
Page 440: ...430 LED indication module KDSWHU DUGZDUH PRGXOHV ...