dnet1_map Welder Outputs—Node 30
Host Input Image Table (Node 30)
Bit
HBit Output Word 0
a
a.
The I/O active will be set if the control slot is enabled and supported. The respective Byte 0 Output bit must be set for the control to be enabled. If
the bit is not set, the respective device is not required to be in the SLC rack.
b.
For definition of the signals in words 1-4, refer to “I/O Definitions” on page 3-5.
HBit Output Word 1
b
HBit Output Word 2
b
HBit Output Word 3
b
HBit Output Word 4
00
MODULE STATUS
REGISTER
16
ID BIT #0
32
SCR #1 I/O ACTIVE
48
ACTIVE PART ID
LSW (Bit 00)
64
ACTIVE PART ID
MSW (Bit 00)
01
MODULE STATUS
REGISTER
17
ID BIT #1
33
SCR #1 WELD IN
PROGRESS
49
ACTIVE PART ID
LSW (Bit 01)
65
ACTIVE PART ID
MSW (Bit 01)
02
MODULE STATUS
REGISTER
18
ID BIT #2
34
SCR #1 NO FAULT
50
ACTIVE PART ID
LSW (Bit 02)
66
ACTIVE PART ID
MSW (Bit 02)
03
MODULE STATUS
REGISTER
19
SIZE BIT #0
35
SCR #1 ALERT
51
ACTIVE PART ID
LSW (Bit 03)
67
ACTIVE PART ID
MSW (Bit 03)
04
MODULE STATUS
REGISTER
20
SIZE BIT #1
36
SCR #1 END OF
STEPPER
52
ACTIVE PART ID
LSW (Bit 04)
68
ACTIVE PART ID
MSW (Bit 04)
05
MODULE STATUS
REGISTER
21
SIZE BIT #2
37
SCR #1 STEPPER
IS RESET
53
ACTIVE PART ID
LSW (Bit 05)
69
ACTIVE PART ID
MSW (Bit 05)
06
MODULE STATUS
REGISTER
22
SIZE BIT #3
38
SCR #1 WELD COM-
PLETE
54
ACTIVE PART ID
LSW (Bit 06)
70
ACTIVE PART ID
MSW (Bit 06)
07
MODULE STATUS
REGISTER
23
G
LOBAL
D
OWNLOAD
OF
P
ART
#
IN
P
ROGRESS
39
SCR #1 READY
TO WELD
55
ACTIVE PART ID
LSW (Bit 07)
71
ACTIVE PART ID
MSW (Bit 07)
Содержание MedWeld 3005
Страница 2: ...YY UTGU T UbQd_bµc 7eYTU V_b D 1 bY ...
Страница 84: ...3_ e YSQdY_ c Q T 9 UTGU T UbQd_bµc 7eYTU D 1 bY ...
Страница 110: ...GU T CSXUTe Uc UTGU T UbQd_bµc 7eYTU D 1 bY ...
Страница 126: ...1TfQ SUT C_VdgQbU 6UQdebUc UTGU T UbQd_bµc 7eYTU D 1 bY ...
Страница 144: ...CUde QbQ UdUbc UTGU T UbQd_bµc 7eYTU D 1 bY ...