General Product Description
Sopho 2000IPS
Release 12.2, August 2006
NEC Philips Unified Solutions
UPD
31 of 259
© NEC Philips Unified Solutions, 2006. All right reserved.
Reproduction in whole or in part is prohibited without the written consent of the copyright owner.
o
ISDN PRI card
o
ISDN BRI card, with 4 circuits
o
multi-unit IP networking, with proprietary CCIS signaling protocol, either via
analogue lines, ISDN, E1 or IP (IP-PAD)
o
Q.SIG networking
o
H.323 IP trunking
Distributed Processing is the basis of the architecture, with the following components:
CPU Main Processor (MP), consisting of Control Cards and System Software,
providing Main Processor function, Ethernet interface, guarding the IP Licenses
Firmware Processor (FP), controlling Line/Trunk Circuit Cards, Analogue
Station/Trunk, Digital Station, RST, IP PAD, DAT, VCT, Fiber Interface, External
Relays, and station-side ISDN
AP Application Processors are cards running a protocol or application, e.g. Digital
Trunks, Data/Protocol Handler Cards, IPT and 32 Party Conference
As an option, a dual CPU can be installed in a (special) first PIM. The second Main
Processor (MP) is in “Cold” standby. In the event of MP failure, the standby MP will
“wake up” and take over – the transition time depends on the installed configuration
(average time 30~120 seconds).
A separate FP Firmware Processor card is required for every other two PIMs. For the first
two PIMs, however, the CPU also contains the Firmware Processor (FP) function for the
first two PIMs. The FP card is mounted respectively in PIM 2, PIM 4, and PIM 6.
Firmware processors (FP) are responsible for the supervision and control of 128
Line/Trunk Ports (64 ports/physical PIM). The Firmware Processor card (FP) provides
Line/Trunk interface, Memory (RAM 768 KB), and inter-module BUS interface. BUS
interface functions as a driver/receiver of various signals, adjusts gate delay timing and
cable delay timing, and monitors I/O Bus and PCM BUS.
