![background image](http://html1.mh-extra.com/html/nec/mpd780344-series/mpd780344-series_user-manual_4071564178.webp)
178
CHAPTER 7 8-BIT TIMERS A0, B0
User’s Manual U15798EJ2V0UD
Figure 7-17. Timing of External Event Counter Operation with 16-Bit Resolution
Remark
X = 00H to FFH, N = 00H to FFH
TMB0 count clock
TMB0 count value
CRB0
TCEB0
INTTMB0
FFH 00H
7FH
00H
N
00H
N
N
N
N
80H
7FH 80H
FFH 00H
N
00H
N
N
N
TMA0 count clock
TMA0 count value
00H
X
01H
CRA0
X
X
X
7FH 80H
FFH 00H
N
00H
N
N
N
X
X
−
1
00H
X
−
1
Not cleared because TMA0 does not match
Cleared because TMA0 and TMB0 match simultaneously
Count start
Interrupt not generated because
TMA0 does not match
Interrupt acknowledgement
Interrupt
acknowledgement
Содержание mPD780344 Series
Страница 2: ...2 User s Manual U15798EJ2V0UD MEMO...