Hitachi H8/3060, Руководство по оборудованию

Страница: 33 / 995

xvii
Figures
Figure 1.1 Block Diagram.................................................................................................... 7
Figure 1.2 Pin Arrangement of H8/3062F-ZTAT, H8/3062F-ZTAT R-Mask Version,
H8/3062 Mask ROM Version, H8/3061 Mask ROM Version, and
H8/3060 Mask ROM Version (FP-100B or TFP-100B Package, Top View)....
9
Figure 1.3 Pin Arrangement of H8/3062F-ZTAT, H8/3062F-ZTAT R-Mask Version,
H8/3062 Mask ROM Version, H8/3061 Mask ROM Version, and
H8/3060 Mask ROM Version (FP-100A Package, Top View)..........................
10
Figure 1.4 Pin Arrangement of H8/3064F-ZTAT B-Mask Version,
H8/3062F-ZTAT B-Mask Version, H8/3064 Mask ROM B-Mask Version,
H8/3062 Mask ROM B-Mask Version, H8/3061 Mask ROM B-Mask Version,
and H8/3060 Mask ROM B-Mask Version (FP-100B or TFP-100B Package,
Top View) ..........................................................................................................
11
Figure 1.5 Pin Arrangement of H8/3064F-ZTAT B-Mask Version,
H8/3062F-ZTAT B-Mask Version, H8/3064 Mask ROM B-Mask Version,
H8/3062 Mask ROM B-Mask Version, H8/3061 Mask ROM B-Mask Version,
and H8/3060 Mask ROM B-Mask Version (FP-100A Package, Top View) .....
12
Figure 1.6 H8/3062F-ZTAT B-Mask Version, H8/3064F-ZTAT B-Mask Version, and
On-Chip Mask ROM B-Mask Versions .............................................................
26
Figure 1.7 Example of Board Pattern Providing for External Capacitor ............................. 27
Figure 2.1 CPU Operating Modes ....................................................................................... 31
Figure 2.2 Memory Map...................................................................................................... 31
Figure 2.3 CPU Registers .................................................................................................... 32
Figure 2.4 Usage of General Registers ................................................................................ 33
Figure 2.5 Stack ................................................................................................................... 34
Figure 2.6 General Register Data Formats .......................................................................... 36
Figure 2.7 General Register Data Formats .......................................................................... 37
Figure 2.8 Memory Data Formats........................................................................................ 38
Figure 2.9 Instruction Formats ............................................................................................ 51
Figure 2.10 Memory-Indirect Branch Address Specification................................................ 55
Figure 2.11 Processing States ................................................................................................ 59
Figure 2.12 Classification of Exception Sources ................................................................... 60
Figure 2.13 State Transitions ................................................................................................. 61
Figure 2.14 Stack Structure after Exception Handling .......................................................... 62
Figure 2.15 On-Chip Memory Access Cycle ........................................................................ 64
Figure 2.16 Pin States during On-Chip Memory Access (Address Update Mode 1)............ 64
Figure 2.17 Access Cycle for On-Chip Supporting Modules................................................ 65
Figure 2.18 Pin States during Access to On-Chip Supporting Modules................................ 65
Figure 3.1 Memory Map of H8/3062F-ZTAT, H8/3062F-ZTAT R-Mask Version,
H8/3062F-ZTAT B-Mask Version, H8/3062 Mask ROM Version, and
H8/3062 Mask ROM B-Mask Version in Each Operating Mode ......................
76