Rievtech PR-12 Series, User Manual And Programmers Manual

Page: 186 / 260

179
6.13.5
ROR -W & ROL -W
Input/output Operand Data type
IN (LAD, FBD) VW, T, C, IW, QW, MW, SW, SMW, LW, AC, AIW,constant, *VD, *LD, *AC word
N VB, IB, QB, MB, SB, SMB, LB, AC,constant, *VD, *LD, *AC byte
OUT VW, T, C, IW, QW, MW, SW, SMW, LW, AC, *VD, *LD, *AC word
ROR -W & ROL -W :Instruction rotates the input word to
the right or to the left n bits and puts the result in the
output word (OUT).Rotation is cyclic.
If N is greater than or equal to 16,the remainder of N/16
is the number of rotation bits.If remainder is equal to 0
，
Rotation operation is not performed and the value of
SM1.0 is 1.If the rotation operation is performed, the
final rotation bit is copied to overflow bit (SM1.1).
ROR -W& ROL -W operations are not signed.
error conditions:
0006 Indirect address
Special memory bit:
SM1.0 When the value of the loop is zero, SM1.0 is set to 1.
SM1.1 Overflow bit
Example:
When the value of M0.0 is 1,VW0 moves a bit towards the left and VW10 moves two
bits towards the right circularly.