4
Copyright Rievtech 2016 all rights reserved
The distribution and duplication of this document or the utilization and
transmission of its contents are not permitted without express written
permission. Offenders will be liable for damages. All rights, including
rights created by patent grant or registration of a utility model or design,
are reserved.
Disclaim of Liability
We have reviewed the contents of this publication to ensure consistency
with the hardware and software described. Since variance cannot be
precluded entirely, we cannot guarantee full consistency. However, the
information in this publication is reviewed regularly and any necessary
corrections are included in subsequent editions.
Additional support
We take pride in answering your question as soon as we can:
Please consult our website at
for your closest point of
contact or email us at
Summary of Contents for PR-12 Series
Page 26: ...19 1 xLogic CPU PR 12 Series CPU PR 14 and PR 18 series 1 PR 18 CPU 2 PR E extension...
Page 27: ...20 PR 24 series...
Page 47: ...40 5 3 Instruction tree...
Page 58: ...51 5 3 10 Instructions Instructions will be explained in detail in the instructions section...
Page 93: ...86 2 Enter the illegal real number Example...
Page 127: ...120 Example...
Page 139: ...132 Special memory bit SM1 0 Zero result SM1 1 overflow SM1 2 Negative result Example...
Page 149: ...142 Example...
Page 152: ...145 Example ATCH instruction only needs to be connected once...
Page 154: ...147 Example...
Page 175: ...168...
Page 217: ...210 Example Four arithmetic operation Main program...
Page 218: ...211 Subroutine...
Page 252: ...245 10 8 Example of serial port free port communication Program 1...
Page 254: ...247 10 9 Example of CAN free port...
Page 258: ...251 Conversion of Process quantity and set value unit...