![background image](http://html1.mh-extra.com/html/keithley/4200-scs/4200-scs_user-manual_3981678263.webp)
4200-900-01 Rev. K / February 2017
Return to
3-157
Model 4200-SCS User’s Manual
Section 3: Common Device Characterization Tests
Charge trapping procedure
1. Perform cable correction (open and through, if necessary), with calibration substrate. Open
and through correction measurements are taken and inputted into correction algorithm to
calculate cable losses.
2. Connect DUT (transistor) as shown in
and
3. Input test parameters, refer to key parameters contained in
4. The UTM will pulse the gate with single pulse (for average >1 use a series of very low duty
cycle pulses), bias drain with a PG2, capture drain current response on oscilloscope, then
calculate corresponding drain current (Vgs-Id) from the whole waveform.
5. To ensure a determinate number of pulses are applied to the DUT, the period must be set to
>10 ms. Wider pulse widths require a longer period. If the period is too short, pulses will not
be measured and will cause the UTM to hang, requiring KITE to be manually halted.
Figure 3-125
Slow single pulse—hardware setup block diagram
Table 3-32
Key parameters—Slow Single Pulse Charge Trapping
Parameters
Range/Specification
Application
Pulse I-V like application
Rise / Fall time
Variable 10 ns–10
μ
s
Pulse width
5
μ
s–1 ms single pulse
Pulse amplitude
0-5 V
Base voltage
+/- 5 V
Load impedance
50
Ω
or 1 M
Ω
4
200-SCP2HR
or
4
200-SCP2
S
c
o
p
e
V
g
Channel
1
V
D
Tri
gg
er
Tri
gg
er
S
M
A
S
p
litter
Tee
4
205-PG2
P
u
l
s
e
G
enerator
Channel
1
O
ut
p
ut
Channel
2
O
ut
p
ut
S
1
2
3-
p
ort
p
o
w
er
di
v
ider
Channel
2
Source
D
rain
Substrate
Gate
NO
T
E
This
con
f
i
g
uration
can
handle
p
ulse
w
idths
³
1
00ns
w
hich
is
too
w
ide
to
use
Remote
Bias
Tees
.
Summary of Contents for 4200-SCS
Page 2: ......
Page 4: ......
Page 334: ...Index 6 4200 900 01 Rev K February 2017 Model 4200 SCS User s Manual Index...