![background image](http://html1.mh-extra.com/html/keithley/4200-scs/4200-scs_user-manual_3981678184.webp)
3-78
Return to
4200-900-01 Rev. K / February 2017
Section 3: Common Device Characterization Tests
Model 4200-SCS User’s Manual
How to perform AC stress for wafer level reliability (WLR)
AC, or pulsed, stress is a useful addition to the typical stress-measure tests for
investigating both semiconductor charge trapping and degradation behaviors.
NBTI (negative bias temperature instability) and TDDB (time dependent dielectric
breakdown) tests consist of stress / measure cycles.
The applied stress voltage is a DC signal, which is used because it maps more
easily to device models. However, incorporating pulsed stress testing provides
additional data that permits a better understanding of device performance in
frequency-dependent circuits.
NOTE
Key test parameters are contained in
.
1. Connect pulse generator to DUT during stress as shown in
, and
2. The test pulse stresses the device for HCI, NBTI and TDDB test instead of DC bias by
outputting a train of pulses for a period of time (stress time). Pulse characteristics are not
changed during the stress-measure test.
3. The test then measures device characteristics using SMUs: Vth, Gm, and so on.
Figure 3-62
AC Pulse stress-measure—hardware setup block diagram
4
200-S
M
U
(
2
)
4
200-S
M
U
(1)
4
200-S
M
U
(
3
)
Mea
su
re
Stre
ss
4
205-PG2
P
u
l
s
e
G
enerator
V
g
O
ut
p
ut
V
DD
Source
D
rain
Substrate
Source
D
rain
Substrate
Gate
Gate
Summary of Contents for 4200-SCS
Page 2: ......
Page 4: ......
Page 334: ...Index 6 4200 900 01 Rev K February 2017 Model 4200 SCS User s Manual Index...