Intel PCH-LP, Programming Manual

Page: 75 / 90

523462 75
Intel Confidential
APPENDIX A - Descriptor Configuration
19:16 Reserved, set to ’0’
15:14 SMLink0 Frequency (SML0FRQ): These bits determine
the physical bus speed supported by the HW.
00: Reserved
01: Standard Mode - up to 100 kHz
10: Fast Mode - up to 400 kHz
11: Fast Mode Plus - up to 1 MHz (default)
Speed is dependent on board topology and layout.
13:12 Intel ME SMBus Frequency (SMB0FRQ): The value of
these bits determine the physical bus speed supported by
the HW.
Must be programmed to 01b (100 kHz)
Intel ME SMBus
11:10 SMLink1 Frequency (SML1FRQ) Frequency
00: Reserved
01: Standard Mode - up to 100 kHz
10: Reserved
11: Reserved
Only supports 100kHz mode
9 SMLink1 Enable (SML1_EN): Configures if SMLink1
segment is enabled
0 = Disabled
1 = Enabled
Note: This must be set to ’1’ platforms that use PCH
SMBus based thermal reporting.
This bit must be set to ’1’ if using the PCH's Thermal
reporting. If setting this bit to ’0’, there must be an
external solution that gathers temperature
information from PCH and processor.
Note: This setting is not the same for all designs, is
dependent on the board design. The setting
of this field must be determined by the BIOS
developer and the platform hardware
designer.
8 SMLink0 Enable (SML0_EN): Configures if SMLink0
segment is enabled
0 = Disabled
1 = Enabled
Notes:
1. This bit MUST be set to ’1’ when utilizing NFC enabled
on the platform.
2. The Intel PHY SMBus controller must be routed to this
SMLink 0 Segment.
3. This segment should be set to 0 in one of the following
cases:
a. Not using Intel NFC solution
b. Disabled by the user.
This bit MUST be set to ’1’ when Intel NFC enabled on
the platform.
The Intel PHY SMBus controller must be routed to this
SMLink 0 Segment.
If not using Intel NFC solution or if disabling it, then
this segment must be disabled (set to '0').
Note: This setting is not the same for all designs, is
dependent on the board design. The setting
of this field must be determined by the BIOS
developer and the platform hardware
designer.
7 Intel ME SMBus Select (SMB_EN): Configures if the ME
SMBus segment is enabled
0 = Disabled
1 = Enabled
Note: This bit MUST be set to ’1’.
This bit must always be set to ’1’.
6:0 Reserved, set to ’0100000b’
Bits Description Usage