Abov MC96F6332D, User Manual

Page: 20 / 327

MC96F6432
20 June 22, 2018 Ver. 2.9
3. Pin Assignment
MC96F6432L
(48LQFP-0707)
1
2
1
3
8
9
10
11
3
4
5
6
7
1
4
1
5
1
6
1
7
1
8
1
9
2
0
2
1
2
2
33
32
26
25
31
30
29
28
27
4
4
4
3
4
2
4
1
4
0
3
9
3
8
3
7
P55/RESETB
P40/VLC3/RXD0/SCL0/MISO0
P41/VLC2/TXD0/SDA0/MOSI0
P
5
2
/E
IN
T
8
/E
C
0
/B
L
N
K
P05/SEG24/AN3/EINT3/PWM4BB
P04/SEG25/AN2/EINT2/PWM4BA
P
5
4
/S
X
O
U
T
/E
IN
T
1
0
P
5
3
/S
X
IN
/T
0
O
/P
W
M
0
O
P11/SEG15/AN12/EINT12/T2O/PWM2O
P12/SEG16/AN11/EINT11/T1O/PWM1O
P17/SEG21/AN6/EINT6/SS2
P07/SEG22/AN5/EINT5/PWM4CB
P15/SEG19/AN8/MISO2
P16/SEG20/AN7/EINT7/SCK2
P13/SEG17/AN10/EC1/BUZO
P14/SEG18/AN9/MOSI2
P06/SEG23/AN4/EINT4/PWM4CA
P
2
5
/S
E
G
8
P
2
4
/S
E
G
9
P
2
3
/S
E
G
1
0
P
2
2
/S
E
G
1
1
/S
S
1
P
2
1
/S
E
G
1
2
/A
N
1
5
/S
C
K
1
P
2
0
/S
E
G
1
3
/A
N
1
4
/T
X
D
1
/S
D
A
1
/M
O
S
I1
P
1
0
/S
E
G
1
4
/A
N
1
3
/R
X
D
1
/S
C
L
1
/M
IS
O
1
P
2
7
/S
E
G
6
P
2
6
/S
E
G
7
P
3
1
/C
O
M
6
/S
E
G
4
P
3
0
/C
O
M
7
/S
E
G
5
P
5
1
/X
IN
P
5
0
/X
O
U
T
P
0
2
/A
N
0
/A
V
R
E
F
/E
IN
T
0
/T
4
O
/P
W
M
4
A
A
P
0
1
/T
3
O
/
D
S
C
L
P
0
0
/E
C
3
/
D
S
D
A
V
D
D
P
0
3
/S
E
G
2
6
/A
N
1
/E
IN
T
1
/P
W
M
4
A
B
V
S
S
P32/COM5/SEG3
P33/COM4/SEG2
P37/COM0
P36/COM1
P35/COM2/SEG0
P34/COM3/SEG1
P42/VLC1/SCK0
P43/VLC0/SS0
12 NC
2
3
N
C
35
34
2
4
36
4
8
4
7
4
6
4
5
NC
N
C
Figure 3.1 MC96F6432L 48LQFP-0707 Pin Assignment
NOTE) 1. On On-Chip Debugging, ISP uses P0[1:0] pin as DSDA, DSCL.
2. Do not connect anything to NC pin