Block library TeleControl ST7
5.3 Generating, using and calling the blocks
TIM 1531 IRC
Operating Instructions, 02/2018, C79000-G8976-C468-02
131
5.3
Generating, using and calling the blocks
Generating TD7onCPU blocks
Once you have opened the TD7 library in the pane "Global libraries" under the name
"Telecontrol ST7", you can generate the blocks for basic communication for one or more
CPUs.
Requirements
The following requirements must be met before generating the blocks:
●
The communication modules must be networked with each other.
●
A TIM 1531 IRC must be networked with a CPU via Ethernet.
●
A TIM 1531 IRC cannot be assigned to a CPU.
In the "Subscriber numbers" parameter group, the "Selected CPU" box must be empty.
●
No data point can be created in the TIM whose CPU is to use TD7onCPU.
●
No message can have been created already in the message editor of the TIM.
●
Valid telecontrol connections must be created between the communication partners
involved.
●
The "Telecontrol ST7" library must be open in the "Global libraries" task card.
Different requirements for modules with imported configuration data
Note the other requirements for communications modules whose SINAUT configuration was
imported from a STEP 7 V5 project. With these modules, the option "Telecontrol
configuration" is set to "Import" in the parameter group "Basic settings > Configuration".
These modules have different requirements for generating the blocks:
●
No ST7 telecontrol connections need to be created between the communication partners
involved.
The relevant information is stored in the imported configuration data.
●
The CPU of the communication module must have the same IP address as in the
STEP 7 V5 project. The CPU is assigned to the communication module via its IP
address.
Procedure for generating
Generate the blocks for basic communication as follows:
1.
Select the desired TIM.
2.
Select the shortcut menu command (right mouse button) "Generate TD7onCPU blocks".
3.
In the dialog that follows, select one or more CPUs and click "Generate..."
The TD7onCPU blocks are created and compiled in the selected CPUs under the program
blocks in a new "TD7onCPU" directory.
Содержание TIM 1531 IRC
Страница 262: ...Block library TeleControl ST7 5 7 Master copies TIM 1531 IRC 262 Operating Instructions 02 2018 C79000 G8976 C468 02 ...
Страница 302: ...Dimension drawings TIM 1531 IRC 302 Operating Instructions 02 2018 C79000 G8976 C468 02 ...
Страница 322: ...Documentation references 13 TIM 1531 IRC 322 Operating Instructions 02 2018 C79000 G8976 C468 02 ...
Страница 336: ...Glossary TIM 1531 IRC 336 Operating Instructions 02 2018 C79000 G8976 C468 02 ...
