SmartTime Static Timing Analyzer User Guide
100
Set False Path Constraint Dialog Box
Use this dialog box to define specific timing paths as being false.
This constraint removes timing requirements on these false paths so that they are not considered during the
timing analysis. The path starting points are the input ports or register clock pins and path ending points are
the register data pins or output ports. This constraint disables setup and hold checking for the specified
paths.
Note:
The false path information always takes precedence over multiple cycle path information and
overrides maximum delay constraints.
To open the Set False Path Constraint dialog box (shown below) from the SmartTime Constraints Editor,
choose
Constraints > False Path
.
Figure 80 · Set False Path Constraint Dialog Box
From
Specifies the starting points for false path. A valid timing starting point is a clock, a primary input, an inout
port, or a clock pin of a sequential cell.
Through
Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.
Содержание SmartTime
Страница 2: ......
Страница 6: ......
Страница 15: ...SmartTime Static Timing Analyzer User Guide 15 SmartTime Timing Analyzer ...
Страница 31: ...SmartTime Static Timing Analyzer User Guide 31 Advanced Timing Analysis ...
Страница 37: ...SmartTime Static Timing Analyzer User Guide 37 Generating Timing Reports ...
Страница 57: ...SmartTime Static Timing Analyzer User Guide 57 Timing Concepts ...
Страница 66: ...SmartTime Static Timing Analyzer User Guide 66 ...
Страница 91: ...SmartTime Static Timing Analyzer User Guide 91 Q_reg NOT2 end not u1 NOT1 MUX2 not u2 NOT2 NOT1 endmodule ...
Страница 92: ...SmartTime Static Timing Analyzer User Guide 92 Dialog Boxes ...
Страница 118: ...SmartTime Static Timing Analyzer User Guide 118 Tcl Commands ...