![Intel 8XC196NT Скачать руководство пользователя страница 79](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210079.webp)
8XC196NT USER’S MANUAL
4-12
4.2.5
Register File
The register file is divided into an upper register file and a lower register file (Figure 4-4). The
upper register file consists of general-purpose register RAM. The lower register file contains ad-
ditional general-purpose register RAM along with the stack pointer (SP) and the CPU special-
function registers (SFRs).
Figure 4-4. Register File Memory Map
Table 4-7 on page 4-13 lists the register file memory addresses. The RALU accesses the lower
register file directly, without the use of the memory controller. It also accesses a windowed loca-
tion directly (see “Windowing” on page 4-15). Only the upper register file and the peripheral
SFRs can be windowed. Registers in the lower register file and registers being windowed can be
accessed with direct addressing.
NOTE
The register file must not contain code. An attempt to execute an instruction
from a location in the register file causes the memory controller to fetch the
instruction from external memory.
Upper
Register File
Lower
Register File
03FFH
0100H
00FFH
0000H
Address
A0301-02
0100H
00FFH
001AH
0019H
0018H
0017H
0000H
General-purpose
Register RAM
Stack Pointer
General-purpose
Register RAM
0100H
00FFH
001AH
0019H
0018H
0017H
0000H
CPU SFRs
03FFH
Address
Page 00H
Содержание 8XC196NT
Страница 1: ...8XC196NT Microcontroller User s Manual...
Страница 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Страница 22: ...1 Guide to This Manual...
Страница 23: ......
Страница 35: ......
Страница 36: ...2 Architectural Overview...
Страница 37: ......
Страница 49: ......
Страница 50: ...3 Programming Considerations...
Страница 51: ......
Страница 66: ...4 Memory Partitions...
Страница 67: ......
Страница 104: ...5 Standard and PTS Interrupts...
Страница 105: ......
Страница 147: ......
Страница 148: ...6 I O Ports...
Страница 149: ......
Страница 176: ...7 Serial I O SIO Port...
Страница 177: ......
Страница 194: ...8 Synchronous Serial I O SSIO Port...
Страница 195: ......
Страница 211: ......
Страница 212: ...9 Slave Port...
Страница 213: ......
Страница 231: ......
Страница 232: ...10 Event Processor Array EPA...
Страница 233: ......
Страница 270: ...11 Analog to digital Converter...
Страница 271: ......
Страница 291: ......
Страница 292: ...12 Minimum Hardware Considerations...
Страница 293: ......
Страница 306: ...13 Special Operating Modes...
Страница 307: ......
Страница 317: ......
Страница 318: ...14 Interfacing with External Memory...
Страница 319: ......
Страница 362: ...15 Programming the Nonvolatile Memory...
Страница 363: ......
Страница 408: ...A Instruction Set Reference...
Страница 409: ......
Страница 476: ...B Signal Descriptions...
Страница 477: ......
Страница 493: ......
Страница 494: ...C Registers...
Страница 495: ......
Страница 565: ......
Страница 566: ...Glossary...
Страница 567: ......
Страница 580: ...Index...
Страница 581: ......
Страница 597: ......