![Intel 8XC196NT Скачать руководство пользователя страница 264](http://html1.mh-extra.com/html/intel/8xc196nt/8xc196nt_user-manual_2072210264.webp)
10-31
EVENT PROCESSOR ARRAY (EPA)
10.8.1 Using the TIJMP Instruction to Reduce Interrupt Service Overhead
The EPAIPV register and the TIJMP instruction can be used together to reduce the interrupt ser-
vice overhead. The primary purpose of the TIJMP instruction is to reduce the interrupt response
time associated with servicing multiplexed interrupts. With TIJMP, the additional time required
to service interrupts is only the instruction time, 15 states. (See Appendix A for additional infor-
mation about TIJMP.)
The format for the TIJMP instruction is:
TIJMP tbase,[index],#index_mask
where:
tbase
is a word register containing the 16-bit starting address of the jump
table, which must be located in page FFH.
[index]
is a word register containing a 16-bit address that points to a register
that contains a 7-bit value used to calculate the offset into the jump
table.
#index_mask
is 7-bit immediate data to mask the index. This value is ANDed with
the 7-bit value pointed to by [index] and the instruction multiplies
the result by two to determine the offset into the jump table.
TIJMP calculates the destination address as follows:
(
[index]
AND
#index_mask
)
×
2
+
tbase
To use the TIJMP instruction in this application, you would create a jump table with 21 destina-
tion addresses; one for each of the 20 EPA interrupt sources and one for the return. The table must
be located in page FFH. The addresses in the table must be the lower 16 bits of the destination
address. The TIJMP instruction will automatically add FF0000H to the destination address.
The following code is a simplified example of an interrupt service routine that uses the EPAIPV
register with the TIJMP instruction to service an EPAx interrupt. This routine services all active
interrupts in the EPA in order of their priority. The TIJMP instruction calculates an offset to fetch
a word from a jump table (JTBASE in this example) which contains the start addresses of the in-
terrupt service routines.
Содержание 8XC196NT
Страница 1: ...8XC196NT Microcontroller User s Manual...
Страница 2: ...8XC196NT Microcontroller User s Manual June 1995 Order Number 272317 003...
Страница 22: ...1 Guide to This Manual...
Страница 23: ......
Страница 35: ......
Страница 36: ...2 Architectural Overview...
Страница 37: ......
Страница 49: ......
Страница 50: ...3 Programming Considerations...
Страница 51: ......
Страница 66: ...4 Memory Partitions...
Страница 67: ......
Страница 104: ...5 Standard and PTS Interrupts...
Страница 105: ......
Страница 147: ......
Страница 148: ...6 I O Ports...
Страница 149: ......
Страница 176: ...7 Serial I O SIO Port...
Страница 177: ......
Страница 194: ...8 Synchronous Serial I O SSIO Port...
Страница 195: ......
Страница 211: ......
Страница 212: ...9 Slave Port...
Страница 213: ......
Страница 231: ......
Страница 232: ...10 Event Processor Array EPA...
Страница 233: ......
Страница 270: ...11 Analog to digital Converter...
Страница 271: ......
Страница 291: ......
Страница 292: ...12 Minimum Hardware Considerations...
Страница 293: ......
Страница 306: ...13 Special Operating Modes...
Страница 307: ......
Страница 317: ......
Страница 318: ...14 Interfacing with External Memory...
Страница 319: ......
Страница 362: ...15 Programming the Nonvolatile Memory...
Страница 363: ......
Страница 408: ...A Instruction Set Reference...
Страница 409: ......
Страница 476: ...B Signal Descriptions...
Страница 477: ......
Страница 493: ......
Страница 494: ...C Registers...
Страница 495: ......
Страница 565: ......
Страница 566: ...Glossary...
Страница 567: ......
Страница 580: ...Index...
Страница 581: ......
Страница 597: ......