301
10.6.15
ITU Operating Modes
Table 10.18 ITU Operating Modes (Channel 0)
Register Setting
TSNC
TMDR
TFCR
TOCR
TIOR0
TCR0
Operating
Mode
Sync
MDF FDIR PWM
Comp
PWM
Reset
Sync
PWM
Buffer
Output
Level
Select
IOA
IOB
Clear
Select
Clock
Select
Synch-
ronized
preset
SYNC0
= 1
—
—
√
—
—
—
—
√
√
√
√
PWM
√
—
—
PWM0
= 1
—
—
—
—
—
√
*
√
√
Output
compare A
function
√
—
—
PWM0
= 0
—
—
—
—
IOA2 = 0,
others:
don’t care
√
√
√
Output
compare B
function
√
—
—
√
—
—
—
—
√
IOB2 = 0,
others:
don’t care
√
√
Input
capture A
function
√
—
—
PWM0
= 0
—
—
—
—
IOA2 = 1,
others:
don’t care
√
√
√
Input
capture B
function
√
—
—
PWM0
= 0
—
—
—
—
√
IOB2 = 1,
others:
don’t care
√
√
Counter Clear Function
Clear at
compare
match/
input
capture A
√
—
—
√
—
—
—
—
√
√
CCLR1
= 0
CCLR0
= 1
√
Clear at
compare
match/
input
capture B
√
—
—
√
—
—
—
—
√
√
CCLR1
= 1
CCLR0
= 0
√
Synch-
ronized
clear
SYNC0
= 1
—
—
√
—
—
—
—
√
√
CCLR1
= 1
CCLR0
= 1
√
√
: Settable, —: Setting does not affect current mode
Note:
*
In PWM mode, the input capture function cannot be used. When compare match A and
compare match B occur simultaneously, the compare match signal is inhibited.
Содержание HD6417032
Страница 21: ......
Страница 35: ...xiv ...
Страница 85: ...50 ...
Страница 101: ...66 ...
Страница 129: ...94 ...
Страница 135: ...100 ...
Страница 343: ...308 ...
Страница 369: ...334 ...
Страница 383: ...348 ...
Страница 475: ...440 ...
Страница 525: ...490 CK RAS CAS TRp TRc TRcc tRASD1 tRASD2 tCASD3 tCASD2 TRr tCSR Figure 20 18 Self Refresh ...
Страница 578: ...543 CK RAS CAS TRp TRc TRcc tRASD1 tRASD2 tCASD3 tCASD2 TRr tCSR Figure 20 62 Self Refresh ...
Страница 689: ...654 ...