F.36
SEL-700G Relay
Instruction Manual
Date Code 20170814
IEC 61850 Communications
Logical Nodes
INEGGIO17
Ind01.stVal–Ind08.stVal
IN501–IN508
b
Digital Inputs (IN501 to IN508)—Slot E
LBGGIO25
Ind01.stVal–Ind32.stVal
LB01–LB32
e
Local Bits (LB01 to LB32)
LTGGIO5
Ind01.stVal–Ind32.stVal
LT01–LT32
f
Latch Bits (LT01 to LT32)
MBOKGGIO26
Ind01.stVal
ROKA
Channel A, received data ok
MBOKGGIO26
Ind02.stVal
RBADA
Channel A, outage duration over threshold
MBOKGGIO26
Ind03.stVal
CBADA
Channel A, channel unavailability over threshold
MBOKGGIO26
Ind04.stVal
LBOKA
Channel A, looped back ok
MBOKGGIO26
Ind05.stVal
ROKB
Channel B, received data ok
MBOKGGIO26
Ind06.stVal
RBADB
Channel B, outage duration over threshold
MBOKGGIO26
Ind07.stVal
CBADB
Channel B, channel unavailability over threshold
MBOKGGIO26
Ind08.stVal
LBOKB
Channel B, looped back ok
MISCGGIO26
Ind01.stVal–Ind03.stVal
SG1–SG3
Setting Group 1 to 3 selection
MISCGGIO26
Ind04.stVal
HALARM
Indication of a diagnostic failure or warning that
warrants an ALARM
MISCGGIO26
Ind05.stVal
SALARM
Indication of software or user activity that warrants an
ALARM
MISCGGIO26
Ind06.stVal
WARNING
Relay Word WARNING
MISCGGIO26
Ind07.stVal
IRIGOK
IRIG-B time synch input data are valid
MISCGGIO26
Ind08.stVal
TSOK
Time synchronization OK
MISCGGIO26
Ind09.stVal
DST
Daylight Savings Time active
MISCGGIO26
Ind10.stVal
LINKA
Asserted when a valid link is detected on Port 1A
MISCGGIO26
Ind11.stVal
LINKB
Asserted when a valid link is detected on Port 1B
MISCGGIO26
Ind12.stVal
LINKFAIL
Asserted when a valid link is not detected on the
active port(s)
MISCGGIO26
Ind13.stVal
PASEL
Asserted when Port 1A is active
MISCGGIO26
Ind14.stVal
PBSEL
Asserted when Port 1B is active
MISCGGIO26
Ind15.stVal
MATHERR
Error in SELMath computation
MISCGGIO26
Ind16.stVal
0
Reserved for future use
OUTAGGIO2
Ind01.stVal–Ind03.stVal
OUT101– OUT103
Digital Outputs (OUT101 to OUT103)—Slot A
OUTCGGIO14
Ind01.stVal–Ind04.stVal
OUT301–OUT304
b
Digital Outputs (OUT301 to OUT304)—Slot C
OUTDGGIO16
Ind01.stVal–Ind04.stVal
OUT401–OUT404
b
Digital Outputs (OUT401 to OUT404)—Slot D
OUTEGGIO18
Ind01.stVal–Ind04.stVal
OUT501–OUT504
b
Digital Outputs (OUT501 to OUT504)—Slot E
PBLEDGGIO7
Ind01.stVal
PB1A_LED
Pushbutton PB1A LED
PBLEDGGIO7
Ind02.stVal
PB1B_LED
Pushbutton PB1B LED
PBLEDGGIO7
Ind03.stVal
PB2A_LED
Pushbutton PB2A LED
PBLEDGGIO7
Ind04.stVal
PB2B_LED
Pushbutton PB2B LED
PBLEDGGIO7
Ind05.stVal
PB3A_LED
Pushbutton PB3A LED
PBLEDGGIO7
Ind06.stVal
PB3B_LED
Pushbutton PB3B LED
PBLEDGGIO7
Ind07.stVal
PB4A_LED
Pushbutton PB4A LED
PBLEDGGIO7
Ind08.stVal
PB4B_LED
Pushbutton PB4B LED
Table F.19
Logical Device: ANN (Annunciation)
(Sheet 3 of 5)
Logical Node
Attribute
Data Source
Comment
Summary of Contents for SEL-700G Series
Page 14: ...This page intentionally left blank ...
Page 22: ...This page intentionally left blank ...
Page 32: ...This page intentionally left blank ...
Page 52: ...This page intentionally left blank ...
Page 106: ...This page intentionally left blank ...
Page 510: ...This page intentionally left blank ...
Page 560: ...This page intentionally left blank ...
Page 578: ...This page intentionally left blank ...
Page 588: ...This page intentionally left blank ...
Page 604: ...This page intentionally left blank ...
Page 634: ...This page intentionally left blank ...
Page 738: ...This page intentionally left blank ...
Page 802: ...This page intentionally left blank ...