![background image](http://html1.mh-extra.com/html/eaton/edr-3000/edr-3000_installation-operation-and-maintenance-manual_3974052744.webp)
EDR-3000
IM02602003E
Name
Description
Logic.LE29.Timer Out
Signal: Timer Output
Logic.LE29.Out
Signal: Latched Output (Q)
Logic.LE29.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE29.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE29.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE29.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE29.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE29.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE30.Gate Out
Signal: Output of the logic gate
Logic.LE30.Timer Out
Signal: Timer Output
Logic.LE30.Out
Signal: Latched Output (Q)
Logic.LE30.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE30.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE30.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE30.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE30.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE30.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE31.Gate Out
Signal: Output of the logic gate
Logic.LE31.Timer Out
Signal: Timer Output
Logic.LE31.Out
Signal: Latched Output (Q)
Logic.LE31.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE31.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE31.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE31.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE31.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE31.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE32.Gate Out
Signal: Output of the logic gate
Logic.LE32.Timer Out
Signal: Timer Output
Logic.LE32.Out
Signal: Latched Output (Q)
Logic.LE32.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE32.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE32.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE32.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE32.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE32.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE33.Gate Out
Signal: Output of the logic gate
Logic.LE33.Timer Out
Signal: Timer Output
www.eaton.com
732
Summary of Contents for EDR 3000
Page 2: ......
Page 4: ......
Page 6: ......
Page 7: ...Medium Voltage Switchgear Assembly...
Page 8: ......
Page 10: ......
Page 11: ...Component Data...
Page 12: ......