ADuCM320 Hardware Reference Manual
UG-498
Rev. C | Page 19 of 196
ARM CORTEX-M3 PROCESSOR
ARM CORTEX-M3 PROCESSOR FEATURES
High Performance
•
1.25 DMIPS/MHz.
•
Many instructions, including multiply, are single cycle.
•
Separate data and instruction buses allow simultaneous data and instruction accesses to be performed.
•
Optimized for single-cycle flash usage.
Low Power
•
Low standby current.
•
Core implemented using advanced clock gating so that only the actively used logic consumes dynamic power.
•
Power-saving mode support (sleep and deep sleep modes). The design has separate clocks to allow unused parts of the processor to
be stopped.
Advanced Interrupt Handling
•
The nested vectored interrupt controller (NVIC) supports up to 240 interrupts. The
supports 49 of these interrupts. The
vectored interrupt feature greatly reduces interrupt latency because there is no need for software to determine which interrupt handler
to serve. In addition, there is no need to have software to set up nested interrupt support.
•
The ARM Cortex-M3 processor automatically pushes registers onto the stack at the entry interrupt and retrieves them at the exit
interrupt. This reduces interrupt handling latency and allows interrupt handlers to be normal C functions.
•
Dynamic priority control for each interrupt.
•
Latency reduction using late arrival interrupt acceptance and tail-chain interrupt entry.
•
Immediate execution of a nonmaskable interrupt request for safety critical applications.
System Features
•
Support for bit-band operation and unaligned data access.
•
Advanced fault handling features include various exception types and fault status registers.
Debug Support
•
Serial wire debug interfaces (SW-DP).
•
Flash patch and breakpoint (FPB) unit for implementing breakpoints. Limited to two hardware breakpoints.
•
Data watchpoint and trigger (DWT) unit for implementing watchpoints trigger resources and system profiling. Limited to one
hardware watchpoint. The DWT does not support data matching for watchpoint generation because it only has one comparator.
ARM CORTEX-M3 PROCESSOR OVERVIEW
The
contains an embedded ARM Cortex-M3 processor, Revision r2p1. The ARM Cortex-M3 processor provides a high
performance, low cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low
power consumption while delivering outstanding computational performance and exceptional system response to interrupts.
ARM CORTEX-M3 PROCESSOR OPERATION
Several ARM Cortex-M3 processor components are flexible in their implementation. This section details the actual implementation of
these components in the
Serial Wire Debug (SW/JTAG-DP)
The
only supports the serial wire interface via the SWCLK and SWDIO pins. It does not support the 5-wire JTAG interface.
ROM Table
The
implements the default ROM table.
