1-2
AIC-6915 Ethernet LAN Controller Programmer’s Manual
Features
General
■
Supports four general purpose I/Os that can be programmed separately as inputs,
outputs, open-drain outputs or, interrupt inputs
■
Interface to an external, 8-bit Boot ROM with a maximum size of 256-KByte
■
Supports dynamic system bus (PCI) clock where the network can continue to
operate at any clock frequency
■
Internal loopback on all network ports for testing purposes
■
IEEE 1149.1 compliant JTAG Boundary Scan Test Access port
Ethernet
■
IEEE 802.3 compliant 10/100 MII that supports Category 3 UTP, Category 5 UTP,
Type 1 STP and Fiber cables
■
IEEE 802.3.x compliant Flow Control mechanism
■
Supports Cisco proprietary VLAN ISL frame format
■
Supports IEEE 802.1q (VLAN) frame format
■
Supports PCI and OnNow power management
■
Supports OnNow wakeup function
■
Calculates TCP/IP checksum in transmit mode
■
Checks TCP/IP checksum in receive mode
■
Supports full-duplex operation on all ports (MII, 10/100 Twisted Pair)
■
Provides a variety of address filtering modes:
– Promiscuous
– 16 full 48-bit addresses
– 512-bit hash table for multicast address filtering
■
Time stamp information of every frame received
DMA
■
Two transmit DMA queues to prioritize network traffic
■
Enhanced interrupt mechanism increases performance and reduces CPU utilization:
– Transmit DMA Complete (Early Transmit)
– Early receive
– Transmit/Receive buffer under/over flow error handling. No software
intervention required
■
DMA channel arbitration eliminates overrun/underrun of First-In-First-Out (FIFO)
buffers
