5-78
Service Request
Enable Register
(SRE)
The Service Request enable register is an 8-bit register that
enables corresponding summary messages in the Status Byte
Register. Thus, the application programmer can select reasons for
the generator to issue a service request by altering the contents of
the Service Request Enable Register.
The Service Request Enable Register is read with the *SRE?
common query. The response to this query is a number that
represents the sum of the binary-weighted value of the Service
Request Enable Register. The value of the unused bit 6 is always
zero.
The Service Request Enable Register is written using the *SRE
command followed by a decimal value representing the bit values of
the Register. A bit value of 1 indicates an enabled condition.
Consequently, a bit value of zero indicates a disabled condition.
The Service Request Enable Register is cleared by sending *SRE0.
The generator always ignores the value of bit 6. Summary of *SRE
commands is given in the following.
*SRE0
- Clears all bits in the register.
*SRE1
- Not used.
*SRE2
- Not used.
*SRE4
- Not used.
*SRE8
- Not used.
*SRE16
- Service request on MAV.
*SRE32
- Service request on ESB summary bit.
*SRE128
- Not used.
Standard Event
Status Register
(ESR)
The Standard Event Status Register reports status for special
applications. The 8 bits of the ESR have been defined by the IEEE-
STD-488.2 as specific conditions, which can be monitored and
reported back to the user upon request. The Standard Event Status
Register is destructively read with the *ESR? common query. The
Standard Event Status Register is cleared with a *CLS common
command, with a power-on and when read by *ESR?.
The arrangement of the various bits within the register is firm and is
required by all GPIB instruments that implement the IEEE-STD-
488.2. Description of the various bits is given in the following:
Bit 0
- Operation Complete. Generated in response to the *OPC
command. It indicates that the device has completed all selected
and pending operations and is ready for a new command.
Bit 1
- Request Control. This bit operation is disabled on the Model
2074.
Bit 2
- Query Error. This bit indicates that an attempt is being made
to read data from the output queue when no output is either present
Содержание 5064
Страница 26: ...1 5 Figure 1 2 ArbConnection The Control Panels Figure 1 3 ArbConnection The Wave Composer...
Страница 71: ...2074 User Manual 2 18 This page intentionally left blank...
Страница 145: ...2074 User Manual 3 74 Figure 3 48 Reading the 2074 Internal Temperature...
Страница 207: ...2074 User Manual 4 62 Figure 4 47 Complete Pulse Train Design Figure 4 48 Section 5 of the Pulse Train Design...
Страница 220: ...4 ArbConnection Logging SCPI Commands 4 75 Figure 4 58 Log File Example...
Страница 221: ...2074 User Manual 4 76 This page was intentionally left blank...
Страница 333: ...2074 User Manual 7 2...
Страница 358: ...7 Adjustments and Firmware Update Updating 2074 Firmware 7 27 Figure 7 9 Firmware Update Completed...
Страница 359: ...2074 User Manual 7 28 This page was intentionally left blank...
Страница 360: ...Appendices Appendix Title Page A Specifications A 1 1...
Страница 361: ...2074 User Manual 2...