Section 8 RAM-FIFO Unit (RFU)
Rev. 3.00 Jan 25, 2006 page 168 of 872
REJ09B0286-0300
Internal data bus interface
Internal module data bus
Internal address bus interface/address control circuit
Internal data bus
Internal address bus
RFU activation request
RFU control circuit
Pointer set 0
BAR_0
RAR_0
TMP_0
WAR_0
DTCRA_0
DTCRB_0
DTCRC
DTSTRC_0
Pointer set 1
*
Pointer set 2
*
Pointer set 3
*
DATAN/FREEN
NRA/NWA
DTCRD
DTSTRA
DTSTRB
DTIER
DTRSR
DTIDSRA
DTIDSRB
DTIDR_0
Notes:
*
Pointer sets 1 to 3 have a function similar to pointer set 0.
DTI0 to DTI3
DTIE
Interrupt signal
Legend:
BAR
: Base address register
RAR
: Read address pointer
TMP
: Temporary pointer
WAR
: Write address pointer
DATAN : Valid data byte number
FREEN : Free area byte number
NRA
: Read start address
NWA
: Write start address
DTCRA : Data transfer control register A
DTCRB : Data transfer control register B
DTSTRC : Data transfer status register C
DTIDR
: Data transfer ID register
DTIDSRA : Data transfer ID read/write select register A
DTIDSRB : Data transfer ID read/write select register B
DTSTRA : Data transfer status register A
DTSTRB : Data transfer status register B
DTCRC : Data transfer control register C
DTCRD : Data transfer control register D
DTIER
: Data transfer interrupt enable register
DTRSR : Data transfer register select register
Figure 8.1 Block Diagram of RFU
Содержание H8S/2158
Страница 10: ...Rev 3 00 Jan 25 2006 page viii of lii...
Страница 36: ...Rev 3 00 Jan 25 2006 page xxxiv of lii B Product Lineup 863 C Package Dimensions 864 Index 865...
Страница 47: ...Rev 3 00 Jan 25 2006 page xlv of lii Appendix Figure C 1 Package Dimensions TBP 112A 864...
Страница 54: ...Rev 3 00 Jan 25 2006 page lii of lii...
Страница 70: ...Section 1 Overview Rev 3 00 Jan 25 2006 page 16 of 872 REJ09B0286 0300...
Страница 118: ...Section 3 MCU Operating Modes Rev 3 00 Jan 25 2006 page 64 of 872 REJ09B0286 0300...
Страница 126: ...Section 4 Exception Handling Rev 3 00 Jan 25 2006 page 72 of 872 REJ09B0286 0300...
Страница 198: ...Section 6 Bus Controller Rev 3 00 Jan 25 2006 page 144 of 872 REJ09B0286 0300...
Страница 326: ...Section 10 8 Bit PWM Timer PWM Rev 3 00 Jan 25 2006 page 272 of 872 REJ09B0286 0300...
Страница 440: ...Section 15 Watchdog Timer WDT Rev 3 00 Jan 25 2006 page 386 of 872 REJ09B0286 0300...
Страница 606: ...Section 17 I 2 C Bus Interface IIC Rev 3 00 Jan 25 2006 page 552 of 872 REJ09B0286 0300...
Страница 742: ...Section 19 Multimedia Card Interface MCIF Rev 3 00 Jan 25 2006 page 688 of 872 REJ09B0286 0300...
Страница 744: ...Section 20 Encryption Operation Circuit DES and GF Rev 3 00 Jan 25 2006 page 690 of 872 REJ09B0286 0300...
Страница 750: ...Section 21 D A Converter Rev 3 00 Jan 25 2006 page 696 of 872 REJ09B0286 0300...
Страница 768: ...Section 22 A D Converter Rev 3 00 Jan 25 2006 page 714 of 872 REJ09B0286 0300...
Страница 770: ...Section 23 RAM Rev 3 00 Jan 25 2006 page 716 of 872 REJ09B0286 0300...
Страница 824: ...Section 26 Clock Pulse Generator Rev 3 00 Jan 25 2006 page 770 of 872 REJ09B0286 0300...
Страница 844: ...Section 27 Power Down Modes Rev 3 00 Jan 25 2006 page 790 of 872 REJ09B0286 0300...
Страница 878: ...Section 28 List of Registers Rev 3 00 Jan 25 2006 page 824 of 872 REJ09B0286 0300...
Страница 926: ...Index Rev 3 00 Jan 25 2006 page 872 of 872 REJ09B0286 0300...