![background image](http://html1.mh-extra.com/html/omron/srm1-programing-02-2001/srm1-programing-02-2001_programming-manual_742414074.webp)
2-2
Section
CPM2A/CPM2C High-speed Counters
53
If two or more comparison conditions are satisfied simultaneously (in the same
cycle), the interrupt for the condition closest to the beginning of the comparison
table will be executed.
Either target value comparison or range comparison can be used for high-speed
counter interrupts.
If an interrupt is generated during execution of one of the high-speed counter
control instructions, i.e., CTBL(63), INI(61), or PRV(62), these instructions will
not be executed within the interrupt program.
If an interrupt is generated while an instruction controlling the high-speed count-
er is being executed in the normal program area, the CTBL(63), INI(61), and
PRV(62), instructions will not be executed within the interrupt program. This situ-
ation can be avoided by means of the following programming.
Method 1
Prohibit interrupts in the
normal program area while
executing the instruction.
Method 2
In the normal program area,
re-execute the instruction
that could not be executed.
Normal program area
Interrupt program area
Interrupt processing subroutines are defined by SBN(92) and RET(93), just like
ordinary subroutines.
An SBS UNDEFD error will be generated during the program check while an in-
terrupt processing subroutine is being defined, but execution will be normal.
Содержание SRM1 - PROGRAMING 02-2001
Страница 1: ...Programmable Controllers Cat No W353 E1 06 SYSMAC CPM1 CPM1A CPM2A CPM2C SRM1 V2 PROGRAMMING MANUAL ...
Страница 2: ...CPM1 CPM1A CPM2A CPM2C SRM1 V2 Programmable Controllers Programming Manual Revised February 2008 ...
Страница 3: ...iv ...
Страница 5: ...vi ...
Страница 9: ...x ...
Страница 15: ...xvi ...