Omron SRM1 - PROGRAMING 02-2001, Руководство по программированию

Страница: 545 / 615

8-2 Section CPM2A/CPM2C Cycle Time and I/O Response Time
527
8-2-4 Interrupt Processing Time
This section explains the processing times involved from the time an interrupt is
executed until the interrupt processing routine is called, and from the time an in-
terrupt processing routine is completed until returning to the initial location. This
explanation applies to input interrupts, interval timer interrupts, and high-speed
counter interrupts.
1, 2, 3... 1. Source of interrupt
2. Interrupt ON delay
3. Wait for completion of interrupt-mask processing
4. Change to interrupt processing
5. Interrupt routing (CPM1A/CPM2A/CPM2C only)
6. Return to initial location
The table below shows the times involved from the generation of an interrupt sig-
nal until the interrupt processing routine is called, and from when the interrupt
processing routine is completed until returning to the original position.
Item Contents Time
Interrupt ON delay This is the delay time from the time the interrupt input bit turns ON until the
time that the interrupt is executed. This delay does not affect other interrupts. 100
µ
s
Wait for completion of
interrupt-mask processing When a process that disables (masks) the interrupt is being executed, this is
the time required for that process to be completed. See below.
Change to interrupt
processing This is the time it takes to change processing to the interrupt process. 30
µ
s
Return This is the time it takes, from execution of RET(93), to return to the processing
that was interrupted. 30
µ
s
Mask Processing
Interrupts are masked during processing of the operations described below. Un-
til the processing is completed, any interrupts will remain masked for the indi-
cated times.
Generation and clearing of non-fatal errors:
Interrupts will be masked for up to 100
µ
s when a non-fatal error has been
generated and the error contents are being registered in the PC, or when an
error is being cleared.
Online editing:
Operation will stop and interrupts will be masked for up to 600 ms (for
DM 6144 to DM 6655) when online editing is executed or the settings are
changed with STUP(––) during operation. The program or PC Setup can be
overwritten during that delay.
In addition to the online editing delay, interrupts may be masked for up to
170
µ
s for system processing.
Example Calculation This example shows the interrupt response time (i.e., the time from when the
interrupt input turns ON until the start of the interrupt processing routine) when
input interrupts are used under the conditions shown below.
Minimum Response Time
Interrupt ON delay:
100
µ
s
Interrupt mask standby time:
0
µ
s
+ Change-to-interrupt processing:
30
µ
s
Minimum response time:
130
µ
s
Maximum Response Time
(Except for the Online Editing of DM 6144 to DM 6655)
Interrupt ON delay:
100
µ
s
Interrupt mask standby time:
170
µ
s
+ Change-to-interrupt processing:
30
µ
s
Maximum response time:
300
µ
s