![background image](http://html.mh-extra.com/html/toshiba/tlcs-900-h1-series/tlcs-900-h1-series_manual_424690483.webp)
TMP92CF30
2009-06-12
92CF30-481
(4)
FIFO buffer and data format
The I
2
S unit is provided with a 128-byte FIFO buffer (32-bit wide
×
32-entry). The
data written to the 4 bytes (32 bits) of the I2S0BUF register is written to this FIFO
buffer. This FIFO must be written in units of 4 bytes. It is also necessary to consider
the output order and to distinguish between right data and left data.
To write data to the I2S0BUF register, be sure to use a 4-byte load instruction. If a
1-byte load instruction is used, invalid data will be transmitted. In case of using 1-byte
or 2-byte transmission instruction, FIFO buffer isn't renewed and transmission isn't
started.
And window addresses are 1800H (channel 0) and 1810H (channel1).
Write Data Size
Example instruction
8-bit width
16-bit width
1-byte access
ld (0x1800),a
Not allowed
Not allowed
2-byte access
ld (0x1800),wa
Not allowed
Not allowed
4-byte access
ld (0x1800),xwa
OK
OK
Also note that data must be written in units of 64 bytes using the following
sequence:
4-byte load instruction × 16 times = 64-byte data write
If data is not written in units of 64 bytes, interrupts cannot be generated at the
normal timing.
The I2S0CTL<TEMP0> flag is set to “1” when the FIFO buffer for each channel
contains no valid data. If there is even one byte of valid data in the FIFO, the flag is
cleared to “0”. (The <TEMP0> flag is set to “1” as soon as the last valid data in the
FIFO is sent to the transmission shift register.)
Summary of Contents for TLCS-900/H1 Series
Page 652: ...TMP92CF30 2009 06 12 92CF30 650 ...