Phytec phyCORE-i.MX 6, Hardware Manual

Page: 62 / 82

phyCORE
®
-i.MX 6 [PCM-058]
48 ©
PHYTEC Messtechnik GmbH 2016 L-808e_2
14 High-Definition Multimedia Interface (HDMI)
The High-Definition Multimedia Interface (HDMI) of the phyCORE-i.MX 6 is compliant to
HDMI 1.4 and DVI 1.0. It supports a maximum pixel clock of up to 340 MHz for up to 720p
at 100 Hz and 720i at 200 Hz, or 1080p at 60 Hz and 1080i/720i at 120 Hz HDTV display
resolutions, and a graphic display resolution of up to 2048x1536 (QXGA). Please refer to
the
i.MX 6 Reference Manual for more information.
The following table shows the location of the HDMI signals on the phyCORE-Connector.
Pin # Signal ST Voltage Domain Description
X1C38 X_HDMI_CEC I/O VDD_3V3_LOGIC HDMI CEC
X1C39 X_HDMI_CLKP TDMS_O i.MX 6 internal HDMI clock+
X1C40 X_HDMI_CLKM TDMS_O i.MX 6 internal HDMI clock-
X1C41 X_HDMI_D1P TDMS_O i.MX 6 internal HDMI data1+
X1C42 X_HDMI_D1M TDMS_O i.MX 6 internal HDMI data1-
X1C44 X_HDMI_DDC_SDA I/O VDD_3V3_LOGIC HDMI DDC data
X1D33 X_HDMI_D2P TDMS_O i.MX 6 internal HDMI data2+
X1D34 X_HDMI_D2M TDMS_O i.MX 6 internal HDMI data2-
X1D35 X_HDMI_HPD I VDD_3V3_LOGIC HDMI hot plug detect
X1D37 X_HDMI_D0P TDMS_O i.MX 6 internal HDMI data0+
X1D38 X_HDMI_D0M TDMS_O i.MX 6 internal HDMI data0-
X1D39 X_HDMI_DDC_SCL I/O VDD_3V3_LOGIC HDMI DDC clock
Table 28: HDMI Interface Signal Location
As the signals extend directly from the i.MX 6's HDMI PHY a standard HDMI connector, a
5 V level shifter for the DDC and the CEC signals and an optional ESD circuit protection
device is all that is needed to interface the phyCORE-i.MX 6's HDMI functionality.