Oki MSM66591, User Manual

Page: 380 / 466

16-31
MSM66591/ML66592 User's Manual
Chapter 16 A/D Converter Functions
16
[4] Hard Select Mode Contention
a) ch1 (low priority) request is generated after ch0 (high priority) activation
When a low priority hard select mode activation request is generated during A/D
conversion in a high priority hard select mode, the request is placed on hold. A/D
conversion in the low priority hard select mode will begin 1 clock after the A/D conver-
sion in the high priority hard select mode is completed.
Master clock (CLK)
Interrupt request generation
(valid edge ch0)
First M1S1 after generation
of valid edge
Hard select mode ch0
Hard select mode ch1
1 clock
ch0 A/D conversion
ch1 A/D conversion
1 clock
Interrupt request generation
(valid edge ch1)
Completion
Completion
b) ch0 (high priority) request is generated after ch1 (low priority) activation
When a high priority hard select mode activation request is generated during A/D
conversion in a low priority hard select mode, the low priority hard select mode is
suspended and 1 clock after the first M1S1 signal following generation of the activation
request, A/D conversion begins in the high priority hard select mode.
1 clock after completion of that A/D conversion, A/D conversion in the suspended low
priority hard select mode is resumed.
Master clock (CLK)
Interrupt request generation
(valid edge ch1)
First M1S1 after generation
of valid edge
Interrupt request generation
(valid edge ch0)
Hard select mode ch0
ch0 A/D conversion
Suspend
Completion
1 clock
1 clock
Hard select mode ch1
ch1 A/D conversion
Completion
1 clock
ch1 A/D conversion