![background image](http://html.mh-extra.com/html/nec/express-5800-120lg/express-5800-120lg_service-manual_251153182.webp)
C-4 IRQ and I/O Port Addresses
Address
Chip in Use
C00
PCI IRQ mapping index register
C01
PCI IRQ mapping data register
C14
PCI error status register
C49
Address & status control
C4A
Rise time counter control
C52
General register (GPMs)
C6C
ISA wait register
C6F
Other control registers
CA2 - CA3
IPMI (MPI KCS interface)
CA4 - CA5
IPMI (SMI interface)
CA6 - CA7
IPMI (SCI/SW1 interface)
CD6
Power management index register
CD7
Power management data register
CF8, CFC
PCI configuration space
CF9
Reset control
F50 - F58
General chipset
FE00 - FE3F
Chipset
BAR4+00 - 0F
EDMA2 PCI base address register 4
*1 Hexadecimal notation
*2 The I/O port address of a PCI device is set according to its type and number.
Summary of Contents for Express 5800/120Lg
Page 1: ... S e r v i c e G u i d e EXPRESS5800 120Lg ...
Page 2: ......
Page 4: ......
Page 10: ......
Page 73: ...Disassembly and Reassembly 4 7 Figure 4 2 Installing the Left Hand Side Access Panel ...
Page 132: ......
Page 161: ...6 Illustrated Parts Breakdown Exploded View Field Replaceable Units ...
Page 168: ......
Page 169: ...A Specifications System Specifications ...
Page 179: ...C IRQ and I O Port Addresses Interrupt Requests PIRQ and PCI Device ...
Page 188: ......
Page 198: ......
Page 203: ...xx ...
Page 204: ... 456 01673 000 ...