
Plexus 9000 Planning and Engineering Guide
Rear System Processor Timing Module
Section 130-120-250
Issue 2, April 23, 2004
Telica, Inc.
5-65
Rear System Processor Timing Module
General Mechanical Representation ..................................................5-66
Front Plate of the SP/TMG Module ................................................... 5-67
USB ...................................................................................... 5-70
RS-232 DB-9........................................................................5-70
Ethernet ................................................................................5-70
Security.................................................................................5-72
DS1 Test Jacks .....................................................................5-73
Redundancy Control...........................................................................5-74
5.5.1 Scope
This section describes the rear System Processing Timing (SP/TMG)
modules. It explains the module functions and connector interfaces.
The CLEI codes of the modules are as follows:
Part Numbers CLEI
Codes Comments
89-0367-A
BAC7Y50JAA
89-0367-B
BAC7Y50JAB
89-0367-C BA1CXZMHJAA
Note:
Shaded part numbers have been “manufacture discontinued,” but
are still supported.
5.5.2 Functional
Description
Two SP/TMG rear circuit modules are located near the center of the shelf
(slots 9 and 13) and provide full 1+1 redundancy for critical processing
resources for true non-stop operation. Each SP/TMG module has a 6 Gb
IDE disk drive that holds the entire system and circuit provisioning
databases. Each SP/TMG module has two USB interfaces (reserved for
future use), two DB-9 RS-232 serial interfaces, two RJ45 Ethernet
interfaces and two Bantam jack pairs for DS-1 (T1) test access.