
Plexus 9000 Planning and Engineering Guide
Front System Processor Timing Module
Section 130-120-200
Issue 3, April 23, 2004
Telica, Inc.
5-31
SP/TMG Module
I/O Module
P454-AA
03-18-02
FRAMER 1
FRAMER 2
FRAMER 3
FRAMER 4
BITS-Primary
BITS - Secondary
TEST Port Busses
in Midplane
EN-TST-PRT
TST-RDO
J7 - SP Rear
J8 - SP Rear
J10 - SP Rear
Monitor
Function
MLBA-TM
TSU
TST-XDI
MON-XDI
To Other
Cards
T-EN-MON-PRTX
F-EN-TST-PRTX
FSU
Figure 5.2-3. Monitor Jacks and the Front System Processor
5.2.3.3 Processor
Section
The processor section includes an on-board computer with memory. It
provides the Ethernet interface for the front and rear modules, the USB
interface for the rear module and the serial RS-232 interface on the front
and rear modules. It also contains an IDE controller for the disk drive
located on the rear SP module and a PCI bridge to the SF module.
Fault Alarm Manager (FAM)
The FAM is responsible for processing all system events that range from
informational to critical. For the most part the fault manager simply logs
events and reports alarms. In some cases corrective action is issued to
other parts of the system based on alarm policy configurations. The FAM
runs on both the working and protection SPs but on the protection SP, it
takes more of a passive role because it does not need to handle errors from
equipment.