Samsung S5PC110, Руководство пользователя

Страница: 1374 / 2426

S5PC110_UM 4 3BMIPI CSIS
4-7
4.6.1.1 Control Register (CSIS_CONTROL, R/W, Address = 0xFA60_0000)
CSIS_CONTROL Bit Description Initial State
S_DpDn_Swap_Clk [31] Swaps Dp channel and Dn channel of clock lanes.
0 = Default
1 = Swaps
0
S_DpDn_Swap_Dat [30] Swaps Dp channel and Dn channel of data lanes.
0 = Default
1 = Swaps 0
Reserved [29:21] Should be 0. 0
Parallel [20] Specifies data alignment size. Refer to
4.4 "Data Format"
.
0 = 24-bit data alignment
1 = 32-bit data alignment
1
Reserved [19:17] Should be 0. 0
Update_Shadow [16] Updates the shadow registers.
0 = Default
1 = Updates the shadow registers
After configuration, set this bit for updating shadow registers.
This bit is cleared automatically after updating shadow
registers. 0
Reserved [15:9] Should be 0. 0
WCLK_Src [8] Specifies wrapper clock source.
0 = PCLK
1 = EXTCLK
This bit determines the source of pixel clock, which transfers
image data to CAMIF. 0
Reserved [7:5] Should be 0. 0
SwRst [4] Specifies software reset.
0 = No reset
1 = Reset
All writable registers in CSIS return to their reset value. After
this bit is active for three cycles, this bit is de-asserted
automatically.
Note: Almost all MIPI CSIS blocks use “ByteClk” from D-
PHY. “ByteClk” is not a continuous clock. You must assert
software reset if the camera module is turned off. 0
Reserved [3:1] Reserved 0
Enable [0] Specifies the CSIS system on/ off.
0 = Off
1 = On
If this bit is low even though the CSIS clock is alive, then any
request from CSIS is not serviced and kept waiting. Once the
main host disables CSIS, it should be reset by software or
hardware before the main host enables CSIS again.
0